IEEE Standard for Metal-Oxide Surge Arresters for AC Power Circuits (>1 kV)

C62.11™

IEEE Power Engineering Society

Sponsored by the
Surge Protective Devices Committee

IEEE
3 Park Avenue
New York, NY 10016-5997, USA

22 March 2006

IEEE Std C62.11™-2005
(Revision of
IEEE Std C62.11-1999)

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS

Not for Resale

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS

Not for Resale

Recognized as an
American National Standard (ANSI)

IEEE Std C62.11™-2005
(Revision of
IEEE Std C62.11-1999)

IEEE Standard for Metal-Oxide Surge Arresters for AC Power Circuits (> 1 kV)

Sponsor
Surge Protective Devices Committee
of the
IEEE Power Engineering Society

Approved 29 December 2005

American National Standards Institute

Approved 22 September 2005

IEEE-SA Standards Board

--`,,```,,,,````-`-`,,`,,`,`,,`---
Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

Abstract: This standard applies to metal-oxide surge arresters (MOSAs) designed to repeatedly limit the voltage surges on 48 Hz to 62 Hz power circuits (>1000 V) by passing surge discharge current and automatically limiting the flow of system power current. This standard applies to devices for separate mounting and to devices supplied integrally with other equipment. The tests demonstrate that an arrester can survive the rigors of reasonable environmental conditions and system phenomena while protecting equipment and/or the system from damaging overvoltages caused by lightning, switching, and other undesirable surges.
Keywords: discharge current, discharge voltage, duty-cycle voltage rating, lightning protection, maximum continuous operating voltage, MCOV, metal-oxide surge arrester, MOSA, surge arrester, valve arrester

---

The Institute of Electrical and Electronics Engineers, Inc.
3 Park Avenue, New York, NY 10016-5997, USA

Copyright © 2006 by the Institute of Electrical and Electronics Engineers, Inc.
All rights reserved. Published 22 March 2006. Printed in the United States of America.

IEEE is a registered trademark in the U.S. Patent & Trademark Office, owned by the Institute of Electrical and Electronics Engineers, Incorporated.

Print: ISBN 0-7381-4832-6 SH95388
PDF: ISBN 0-7381-4833-4 SS95388

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.

--`,,```,,,,````-`-`,,`,,`,`,,`---

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS Not for Resale

IEEE Standards documents are developed within the IEEE Societies and the Standards Coordinating Committees of the IEEE Standards Association (IEEE-SA) Standards Board. The IEEE develops its standards through a consensus development process, approved by the American National Standards Institute, which brings together volunteers representing varied viewpoints and interests to achieve the final product. Volunteers are not necessarily members of the Institute and serve without compensation. While the IEEE administers the process and establishes rules to promote fairness in the consensus development process, the IEEE does not independently evaluate, test, or verify the accuracy of any of the information contained in its standards.

Use of an IEEE Standard is wholly voluntary. The IEEE disclaims liability for any personal injury, property or other damage, of any nature whatsoever, whether special, indirect, consequential, or compensatory, directly or indirectly resulting from the publication, use of, or reliance upon this, or any other IEEE Standard document.
The IEEE does not warrant or represent the accuracy or content of the material contained herein, and expressly disclaims any express or implied warranty, including any implied warranty of merchantability or fitness for a specific purpose, or that the use of the material contained herein is free from patent infringement. IEEE Standards documents are supplied "**AS IS**."

The existence of an IEEE Standard does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of the IEEE Standard. Furthermore, the viewpoint expressed at the time a standard is approved and issued is subject to change brought about through developments in the state of the art and comments received from users of the standard. Every IEEE Standard is subjected to review at least every five years for revision or reaffirmation. When a document is more than five years old and has not been reaffirmed, it is reasonable to conclude that its contents, although still of some value, do not wholly reflect the present state of the art. Users are cautioned to check to determine that they have the latest edition of any IEEE Standard.

In publishing and making this document available, the IEEE is not suggesting or rendering professional or other services for, or on behalf of, any person or entity. Nor is the IEEE undertaking to perform any duty owed by any other person or entity to another. Any person utilizing this, and any other IEEE Standards document, should rely upon the advice of a competent professional in determining the exercise of reasonable care in any given circumstances.

Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they relate to specific applications. When the need for interpretations is brought to the attention of IEEE, the Institute will initiate action to prepare appropriate responses. Since IEEE Standards represent a consensus of concerned interests, it is important to ensure that any interpretation has also received the concurrence of a balance of interests. For this reason, IEEE and the members of its societies and Standards Coordinating Committees are not able to provide an instant response to interpretation requests except in those cases where the matter has previously received formal consideration. At lectures, symposia, seminars, or educational courses, an individual presenting information on IEEE standards shall make it clear that his or her views should be considered the personal views of that individual rather than the formal position, explanation, or interpretation of the IEEE.

Comments for revision of IEEE Standards are welcome from any interested party, regardless of membership affiliation with IEEE. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments. Comments on standards and requests for interpretations should be addressed to:

Secretary, IEEE-SA Standards Board
445 Hoes Lane
Piscataway, NJ 08854
USA

NOTE—Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. The IEEE shall not be responsible for identifying patents for which a license may be required by an IEEE standard or for conducting inquiries into the legal validity or scope of those patents that are brought to its attention.

Authorization to photocopy portions of any individual standard for internal or personal use is granted by the Institute of Electrical and Electronics Engineers, Inc., provided that the appropriate fee is paid to Copyright Clearance Center. To arrange for payment of licensing fee, please contact Copyright Clearance Center, Customer Service, 222 Rosewood Drive, Danvers, MA 01923 USA; +1 978 750 8400. Permission to photocopy portions of any individual standard for educational classroom use can also be obtained through the Copyright Clearance Center.

--`,,```,,,,````-`-`,,`,,`,`,,`---

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS Not for Resale

Introduction

This introduction is not part of IEEE Std C62.11-2005, IEEE Standard for Metal-Oxide Surge Arresters for AC Power Circuits (> 1 kV).

Metal-oxide surge arresters (MOSAs) described in this standard represent the most predominant surge arrester technology applied on ac power systems above 1 kV. This standard presents minimum criteria for the testing of such surge arresters. Matters of application of this type of surge arrester are covered in IEEE Std C62.22™-1997. Testing and application of older technology silicon carbide surge arresters are covered in IEEE Std C62.1™ and ANSI Std C62.2-1987, respectively. For testing and application of surge protective devices for use in low-voltage circuits (1 kV and below), other standards in the C62 series are available.

This revision of IEEE Std C62.11 contains the following significant changes from the previous revision:

— Addition of partial discharge (PD) test requirements and elimination of internal ionization voltage test

— Addition of accelerated aging test of polymer-housed arresters with exposure to salt fog

— Addition of moisture ingress test requirements for polymer-housed arresters [combined with maximum design cantilever load (MDCL) test]

— Split of discharge-current withstand tests clause into two separate clauses: high-current short-duration withstand test and low-current long-duration withstand test

— Restructure of design test clauses and subclauses to provide consistency of format

— Revision of Table 2 to provide more helpful references to design test clauses for different classes and types of arrester

— Addition of definitions for electrical unit, mechanical unit, PD, and prospective short-circuit current

— Replacement of the terms watts loss and watt loss with power loss to provide consistency throughout the standard

— Replacement of the term creepage with leakage to provide consistency throughout the standard

— Editorial changes to correct a variety of errors of previous revision

Notice to users

Errata

Errata, if any, for this and all other standards can be accessed at the following URL: http://standards.ieee.org/reading/ieee/updates/errata/index.html. Users are encouraged to check this URL for errata periodically.

Interpretations

Current interpretations can be accessed at the following URL: http://standards.ieee.org/reading/ieee/interp/index.html.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

Patents

Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. The IEEE shall not be responsible for identifying patents or patent applications for which a license may be required to implement an IEEE standard or for conducting inquiries into the legal validity or scope of those patents that are brought to its attention.

Participants

At the time this standard was completed, the 3.3.11 Working Group had the following membership:

Michael G. Comber, *Chair*
Larry Vogt, *Vice-chair*

H. Steve Brewer
James Case
Michael Champagne
John DuPont
Steven P. Hensley
Raymond Hill
Volker Hinrichsen
David W. Jackson
Bengt Johnnerfelt
Joseph L. Koepfinger
Gerald E. Lee
Dennis W. Lenk
Jody Levine
Paul Lindemulder
Iuda Morar
Joe Osterhout
John B. Posey
Mike Ramarge
Thomas Rozek
Paul Schaffer
John Stein
Keith Stump
Eva Tarasiewicz
Ed Taylor
Rao Thallam
James Wilson
Jon Woodworth

The following members of the individual balloting committee voted on this standard. Balloters may have voted for approval, disapproval, or abstention.

Roy Alexander
Thomas Blair
Mark Bushnell
James Case
Michael Comber
Tommy Cooper
Jerry Corkran
R. Daubert
Guru Dutt Dhingra
Randall Dotson
Charles Drexler
Dana Dufield
Amir El-Sheikh
Clifford C. Erven
Thomas Field
Ernie Gallo
Manuel Gonzalez
David Goodwin
Randall Groves
Jeffrey Hartenberger
Steven P. Hensley
Raymond Hill
Edward Horgan, Jr.
Ronald Hotchkiss
David W. Jackson
Bengt Johnnerfelt
Wilhelm Kapp
Yuri Khersonsky
Joseph L. Koepfinger
Stephen R. Lambert
Benny Lee
Dennis W. Lenk
Boyd Leuenberger
Jody Levine
Jason Lin
Paul Lindemulder
Allan Ludbrook
William A. Maguire
Michael Maytum
John McDaniel
Nigel McQuin
G. Michel
Richard Moore
Abdul Mousa
Jeffrey Nelson
Joe Nims
Ken Nolan
Joe Osterhout
Paulette Payne
Thomas Pekarek
Ralph Philbrook III
John B. Posey
Timothy Royster
Thomas Rozek
James Ruggieri
Surya Santoso
H. Jin Sim
John Stein
Keith Stump
Tony Surtees
Eva Tarasiewicz
Daniel Ward
Steven Whisenant
Jeff Williams
James Wilson
Jan Zawadzki

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

When the IEEE-SA Standards Board approved this standard on 22 September 2005, it had the following membership:

Steve M. Mills, *Chair*
Richard H. Hulett, *Vice Chair*
Don Wright, *Past Chair*
Judith Gorman, *Secretary*

Mark D. Bowman
Dennis B. Brophy
Joseph Bruder
Richard Cox
Bob Davis
Julian Forster*
Joanna N. Guenin
Mark S. Halpin
Raymond Hapeman
William B. Hopf
Lowell G. Johnson
Herman Koch
Joseph L. Koepfinger*
David J. Law
Daleep C. Mohla
Paul Nikolich
T. W. Olsen
Glenn Parsons
Ronald C. Petersen
Gary S. Robinson
Frank Stone
Malcolm V. Thaden
Richard L. Townsend
Joe D. Watson
Howard L. Wolfman

*Member Emeritus

Also included are the following nonvoting IEEE-SA Standards Board liaisons:

Satish K. Aggarwal, *NRC Representative*
Richard DeBlasio, *DOE Representative*
Alan H. Cookson, *NIST Representative*

Don Messina
IEEE Standards Project Editor

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

Contents

1. Scope 1

2. Normative references 1

3. Definitions 3

4. Service conditions 6

4.1 Usual service conditions 6
4.2 Unusual service conditions 6

5. Standard voltage ratings: duty-cycle voltage and maximum continuous operating voltage (MCOV) 6

6. Performance characteristics and tests 6

7. Test requirements 6

7.1 Complete arrester test samples 6
7.2 Prorated section 6
7.3 Test measurements 6
7.4 Impulse test-wave tolerances 6
7.5 Power-frequency test voltages 6

8. Design tests 6

8.1 Arrester insulation withstand test 6
8.2 Power-frequency sparkover test 6
8.3 Discharge-voltage characteristics test 6
8.4 Impulse protective level voltage-time characteristic test 6
8.5 Accelerated aging procedure 6
8.6 Accelerated aging test of polymer-housed distribution arresters with exposure to light and electrical stress 6
8.7 Accelerated aging test of polymer-housed arresters with exposure to salt fog 6
8.8 Contamination test 6
8.9 Distribution arrester seal integrity design test 6
8.10 Radio-influence voltage (RIV) test 6
8.11 Partial discharge (PD) test 6
8.12 High-current short-duration withstand test 6
8.13 Low-current long-duration withstand test 6
8.14 Duty-cycle test 6
8.15 Temporary overvoltage (TOV) test 6
8.16 Pressure-relief test for station and intermediate arresters 6
8.17 Short-circuit test for porcelain-housed distribution arresters 6
8.18 Short-circuit test for polymer-housed distribution arresters 6
8.19 Failure mode test for liquid-immersed arresters 6

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.20 Deadfront arrester failure mode test 6
8.21 Distribution arrester disconnector test 6
8.22 Maximum design cantilever load (MDCL) and moisture ingress test for polymer-housed arresters 6
8.23 Ultimate mechanical strength-static (UMS-static) test for porcelain-housed arresters 6

9. Conformance tests 6

9.1 Power-frequency sparkover test 6
9.2 Front-of-wave impulse protective level 6
9.3 Discharge-voltage test 6
9.4 RIV test 6

10. Construction 6

10.1 Identification data 6
10.2 Standard mountings 6
10.3 Iron and steel parts 6
10.4 Terminal connections 6
10.5 Housing leakage distance 6

11. Protective characteristics 6

12. Certification test procedures for arresters applied to unit substations 6

12.1 General 6
12.2 Tests 6
12.3 Evaluation procedure 6
12.4 Certification 6
12.5 Production monitoring and product retest requirements 6

13. Routine tests 6

13.1 Current sharing test 6
13.2 Discharge-voltage test 6
13.3 PD test 6
13.4 Seal test 6
13.5 Power-frequency test 6
13.6 Power-frequency sparkover 6

Annex A (informative) Basis for accelerated aging procedure 6

Annex B (informative) Surge arrester classification prescribed test requirements 6

Annex C (informative) Accelerated aging tests for polymer-housed arresters 6

C.1 Samples 6
C.2 Initial measurements 6
C.3 Procedure 6
C.4 Evaluation 6

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

IEEE Standard for Metal-Oxide Surge Arresters for AC Power Circuits (>1 kV)

1. Scope

This standard applies to metal-oxide surge arresters (MOSAs) designed to repeatedly limit the voltage surges on 48 Hz to 62 Hz power circuits (>1000 V) by passing surge discharge current and automatically limiting the flow of system power current. This standard applies to devices for separate mounting and to devices supplied integrally with other equipment.

NOTE—These tests demonstrate that an arrester can survive the rigors of reasonable environmental conditions and system phenomena while protecting equipment and/or the system from damaging overvoltages caused by lightning, switching, and other undesirable surges.[1]

2. Normative references

The following referenced documents are indispensable for the application of this standard. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments or corrigenda) applies.

ANSI Std C37.42-1996, American National Standard for Switchgear-Distribution Cutouts and Fuse Links-Specifications.[2]

ANSI Std C62.2-1987, Guide for the Application of Gapped Silicon-Carbide Surge Arresters for Alternating Current Systems.

ANSI Std C84.1-1995 (Reaff 2001), American National Standard Voltage Ratings for Electric Power Systems and Equipment (60 Hz).

ASTM A153/153M-04, Specification for Zinc Coating (Hot-Dip) on Iron and Steel Hardware.[3]

[1] Notes in text, tables, and figures are given for information only and do not contain requirements needed to implement this standard.
[2] ANSI publications are available from the Sales Department, American National Standards Institute, 25 West 43rd Street, 4th Floor, New York, NY 10036, USA (http://www.ansi.org). This particular standard is also available in the Circuit Breakers, Switchgear, Substations, Fuses Supplement Collection from the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, Piscataway, NJ 08854, USA (http://standards.ieee.org).
[3] ASTM publications are available from the American Society for Testing and Materials, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959, USA (http://www.astm.org).

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

ASTM D750-00, Standard test method for rubber deterioration in carbon-arc weathering apparatus.

ASTM D1499-99, Standard practice for operating light and water exposure apparatus (carbon-arc type) for exposure of plastics.

ASTM D2565-99, Standard practice for xenon arc exposure of plastics intended for outdoor applications.

ASTM D3487-00, Specification for Mineral Insulating Oil Used in Electrical Apparatus.

ASTM G23-96, Standard practice for operating light and water exposure apparatus (carbon-arc type) with and without water for exposure of nonmetallic materials.

ASTM G26-96, Standard practice for operating light and water exposure apparatus (Xenon-arc type) with and without water for exposure of nonmetallic materials.

ASTM G53-96, Standard practice for operating light and water exposure apparatus (fluorescent UV-condensation type) for exposure of nonmetallic materials.

IEC 60815 (1986), Guide for the selection of insulators in respect to polluted conditions.[4]

IEEE Std C37.09™-1999, IEEE Standard Test Procedure for Alternating Current High-Voltage Circuit Breakers Rated on a Symmetrical Current Basis.[5, 6]

IEEE Std C62.22™-1997, IEEE Guide for the Application of Metal Oxide Surge Arresters for Alternating Current Systems.

IEEE Std 4™-1995 (Amended 2001), IEEE Standard Techniques for High-Voltage Testing.

IEEE Std 386™-1995, IEEE Standard for Separable Insulated Connector Systems for Power Distribution Systems Above 600 V.

IEEE Std 454-1973 (Reaff 1979; withdrawn 1988), IEEE Standard for Partial Discharges (Corona) During Dielectric Tests.

IEEE Std 1313™-1993, IEEE Standard for Power Systems Insulation Coordination (formerly ANSI Std C92.1-1982).

IEEE Std 1313.1™-1996, IEEE Standard for Insulation Coordination—Definitions, Principles and Rules.

IEEE Std 1313.2™-1999, IEEE Guide for the Application of Insulation Coordination.

NEMA LA 1-1992 (Reaff 1999), Surge Arresters.[7]

NEMA 107-1987 (Reaff 1993), Methods of Measurement of Radio Influence Voltage (RIV) of High-Voltage Apparatus.

[4] IEC publications are available from the Sales Department of the International Electrotechnical Commission, Case Postale 131, 3, rue de Varembe, CH-1211, Geneve 20, Switzerland/Suisse (http://www.iec.ch/). IEC publication are also available in the United States from the Sales Department, American National Standards Institute, 25 West 43rd Street, 4th Floor, New York, NY 10036, USA (http://www.ansi.org).
[5] IEEE publications are available from the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, Piscataway, NJ 08854, USA (http:/standards.ieee.org).
[6] IEEE publications are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc.
[7] NEMA publications are available from the Global Engineering Documents, 15 Inverness Way East, Englewood, Colorado 80112, USA (http://global.ihs.com).

--`,,```,,,,````-`-`,,`,,`,`,,`---

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

3. Definitions

For the purposes of this standard, the following terms and definitions apply. *The Authoritative Dictionary of IEEE Standards Terms, Seventh Edition,* should be referenced for terms not defined in this clause.

3.1 arrester: *See:* **surge arrester**.

3.2 arrester, deadfront type: An arrester assembled in a shielded housing providing system insulation and conductive ground shield, intended to be installed in an enclosure for the protection of underground and pad-mounted distribution equipment and circuits.

3.3 arrester disconnector: A means for disconnecting an arrester in anticipation of, or after, a failure in order to prevent a permanent fault on the circuit and to give indication of a failed arrester.

NOTE—Clearing of the fault current through the arrester during disconnection is generally done by the nearest source side overcurrent-protective device.

3.4 arrester, distribution, heavy duty class: An arrester normally used to protect overhead distribution systems exposed to severe lightning currents.

3.5 arrester, distribution, light duty class: An arrester normally installed on and used to protect underground distribution systems where the major portion of the lightning stroke current is discharged by an arrester located at the overhead line/cable junction.

3.6 arrester, distribution, normal duty class: An arrester normally used to protect overhead distribution systems exposed to normal lightning currents.

3.7 arrester, liquid-immersed type: An arrester designed for use immersed in an insulating liquid.

3.8 arrester, riser pole type: An arrester for pole mounting normally used to protect underground distribution cable and equipment.

3.9 arrester unit: Any section of a multi-unit arrester.

3.10 basic lightning impulse insulation level (BIL): (A) The electrical strength of insulation in terms of the crest value of a standard lightning impulse under standard atmospheric conditions. BIL may be expressed as either statistical or conventional. **(B)** A specific insulation level expressed as the crest value of a standard lightning impulse. *See also:* **conventional basic lightning impulse insulation level (BIL)**; **statistical basic lightning impulse insulation level (BIL)**.

3.11 basic switching impulse insulation level (BSL): (A) The electrical strength of insulation expressed in terms of the crest value of a standard switching impulse. BSL may be expressed as either statistical or conventional. **(B)** A specific insulation level expressed as the crest value of a standard switching impulse. *See also:* **conventional basic switching impulse insulation level (BSL)**; **statistical basic switching impulse insulation level (BSL)**.

3.12 certification tests: Tests run on a regular, periodic basis to verify that selected, key performance characteristics of a product or representative samples thereof have remained within performance specifications.

3.13 classification of arresters: Arrester classification is determined by prescribed test requirements of this standard. These classifications are station, intermediate, distribution heavy duty, distribution normal duty, distribution light duty.

3.14 classifying current: The designated current used to perform the classification tests.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

3.15 conformance tests: Tests made, when required, to demonstrate selected performance characteristics of a product or representative samples thereof.

3.16 conventional basic lightning impulse insulation level (BIL): Applicable specifically to nonself-restoring insulations. The crest value of a standard lightning impulse for which the insulation does not exhibit disruptive discharge when subjected to a specific number of applications of this impulse under specified conditions. *See also:* **statistical basic lightning impulse insulation level (BIL)**.

3.17 conventional basic switching impulse insulation level (BSL): Applicable specifically to nonself-restoring insulations. The crest value of a standard switching impulse for which the insulation does not exhibit disruptive discharge when subjected to a specific number of applications of this impulse under specified conditions. *See also:* **statistical basic switching impulse insulation level (BSL)**.

3.18 cracking: The rupture of the weathershed material to depths greater than 0.1 mm.

3.19 crest (peak) value (of a wave, surge, or impulse): The maximum value that a wave, surge, or impulse attains.

3.20 deflector: A means for directing the flow of the gas discharge from the vent of the arrester.

3.21 design tests: Tests made on each design to establish the performance characteristics and to demonstrate compliance with the appropriate standards of the industry. Once made, they need not be repeated unless the design is changed so as to modify performance.

3.22 discharge counter: A means for recording the number of arrester discharge operations.

3.23 discharge current: The surge current that flows through an arrester.

3.24 discharge indicator: A means for indicating that the arrester has discharged.

3.25 discharge voltage: The voltage that appears across the terminals of an arrester during passage of discharge current.

3.26 discharge voltage-current characteristic: The variation of the crest values of discharge voltage with respect to discharge current.

NOTE—This characteristic is normally shown as a graph based on three or more current-surge measurements of the same wave shape but of different crest values.

3.27 discharge withstand current: The specified magnitude and wave shape of a discharge current that can be applied to an arrester a specified number of times without causing damage to it.

3.28 disruptive discharge: The sudden and large increase in current through an insulating medium, due to the complete failure of the medium under the electrostatic stress.

3.29 duty-cycle voltage rating: The designated maximum permissible voltage between its terminals at which an arrester is designed to perform its duty cycle.

3.30 electrical unit: Portion of an arrester in which each end of the unit is terminated with an electrode which is exposed to the external environment.

3.31 fault current: The current from the connected power system that flows in a short circuit.

3.32 flashover: A disruptive discharge around or over the surface of a solid or liquid insulator.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

3.33 front-of-wave impulse sparkover voltage: The impulse sparkover voltage with a wave front that rises at a uniform rate and causes sparkover on the wave front.

3.34 gapless: Not possessing gaps, series, or parallel as in *gapless arrester*.

3.35 grading or control ring: A metal part, usually circular or oval in shape, mounted to modify electrostatically the voltage gradient or distribution.

3.36 ground terminal: The conducting part provided for connecting the arrester to ground.

3.37 impulse: A surge of unidirectional polarity.

3.38 impulse protective level: For a defined wave shape, the higher of the maximum sparkover value or the corresponding discharge-voltage value.

3.39 impulse protective volt-time characteristic: The discharge-voltage time response of the device to impulses of a designated wave shape and polarity, but of varying magnitudes.

3.40 impulse sparkover voltage: The highest value of voltage attained by an impulse of a designated wave shape and polarity applied across the terminals of an arrester that will cause gap sparkover prior to the flow of discharge current.

3.41 impulse sparkover volt-time characteristic: The gap sparkover response of the device to impulses of a designated wave shape and polarity, but of varying magnitudes.

NOTE—For an arrester, this characteristic is shown by a graph of crest voltage values plotted against time to sparkover.

3.42 impulse withstand voltage: The crest value of an impulse that, under specified conditions, can be applied without causing a disruptive discharge.

3.43 indoor arrester: An arrester that, because of its construction, must be protected from the weather.

3.44 ionization current: The electric current resulting from the movement of electric charges in an ionized medium, under the influence of an applied electric field.

3.45 ionization voltage: A high-frequency voltage appearing at the terminals of an arrester, generated by all sources, but particularly by ionization current within the arrester, when a power-frequency voltage is applied across the terminals.

3.46 lightning: An electric discharge that occurs in the atmosphere between clouds or between clouds and ground.

3.47 lightning surge: A transient electric disturbance in an electric circuit caused by lightning.

3.48 line terminal: The conducting part of the arrester provided for connecting the arrester to the circuit conductor.

3.49 maximum continuous operating voltage (MCOV): The maximum designated root-mean-square (rms) value of power-frequency voltage that may be applied continuously between the terminals of the arrester.

3.50 maximum design cantilever load-static (MDCL-static): The maximum cantilever load the surge arrester is designed to continuously carry.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

3.51 maximum system voltage: The highest voltage at which a system is operated.

NOTE—This is generally considered to be the maximum system voltage as prescribed in ANSI Std C84.1-1995 (Reaff 2001).[8]

3.52 mechanical unit: Portion of an arrester in which the valve elements within the unit are mechanically restrained from moving in an axial direction.

3.53 metal-oxide surge arrester (MOSA): A surge arrester utilizing valve elements fabricated from nonlinear resistance metal-oxide materials.

3.54 nominal rate of rise (of an impulse wave front): The slope of the line that determines the virtual zero. It is usually expressed in volts or amperes per microsecond.

3.55 nominal system voltage: A nominal value assigned to designate a system of a given voltage class.

NOTE—See ANSI Std C84.1-1995 (Reaff 2001).

3.56 normal lightning current: Lightning currents of 65 kA or less. *See also:* **severe lightning current**.

3.57 operating duty cycle: One or more unit operations, as specified.

3.58 oscillatory surge: A surge that includes both positive and negative polarity values.

3.59 outdoor arrester: An arrester that is designed for outdoor use.

3.60 partial discharge (PD): A localized electric discharge resulting from ionization in an insulation system when the voltage stress exceeds the critical value. This discharge partially bridges the insulation between electrodes.

3.61 power-frequency sparkover voltage: The root-mean-square (rms) value of the lowest power-frequency sinusoidal voltage that will cause sparkover when applied across the terminals of an arrester.

3.62 power-frequency withstand voltage: A specified root-mean-square (rms) test voltage at a power frequency that will not cause a disruptive discharge.

3.63 production tests: *See:* **routine tests**.

3.64 prorated section: A complete, suitably housed part of an arrester, comprising all necessary components, including gaseous medium, in such a proportion as to accurately represent, for a particular test, the characteristics of a complete arrester.

3.65 prospective (available) short-circuit current (at a given point in a circuit): The maximum current that the power system can deliver through a given circuit point to any negligible impedance, short circuit applied at the given point or at any other point that will cause the highest current to flow through the given point.

NOTE 1—This value can be in terms of either symmetrical or asymmetrical, peak or root-mean-square (rms) current, as specified.
NOTE 2—In some resonant circuits, the maximum available short-circuit current may occur when the short circuit is placed at some other point than the given one where the available current is measured.

3.66 puncture: (A) A disruptive discharge through a solid dielectric. **(B)** A disruptive discharge through solid insulation. **(C)** Term used to denote when a disruptive discharge occurs through a solid dielectric and produces permanent loss of dielectric strength; in a liquid or gaseous dielectric, the loss may be only temporary.

[8] Information on references can be found in Clause 2.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

3.67 radio-influence voltage (RIV): A high-frequency voltage, generated by all sources of ionization current, that appears at the terminals of electric-power apparatus or on power circuits.

3.68 rating: The designation of an operating limit for a device.

3.69 reference current (I_{ref}): The peak value of the resistive component of a power-frequency current high enough to make the effects of stray capacitance of the arrester negligible. This current level shall be specified by the manufacturer.

NOTE—Depending on the arrester design, the reference current will typically be in the range of 0.05 mA to 1.0 mA per square centimeter of disk area.

3.70 reference voltage (V_{ref}): The lowest peak value independent of polarity of power-frequency voltage, divided by the square root of 2, required to produce a resistive component of current equal to the reference current of the arrester or arrester element. The reference voltage of a multi-unit arrester is the sum of the reference voltages of the series units. The voltage level shall be specified by the manufacturer.

3.71 routine tests: Tests made by the manufacturer on every device or representative samples, or on parts or materials, as required, to verify that the product meets the design specifications.

3.72 series gap: Intentional gap(s) between spaced electrodes in series with the valve elements across which all or part of the impressed arrester terminal voltage appears.

3.73 severe lightning current: Lightning currents greater than 65 kA but not greater than 100 kA. *See also:* **normal lightning current**.

3.74 shunt gap: Intentional gap(s) between spaced electrodes that is electrically in parallel with one or more valve elements.

3.75 sparkover: A disruptive discharge between electrodes of a measuring gap, voltage-control gap, or gap-type protective device.

3.76 statistical basic lightning impulse insulation level (BIL): Applicable specifically to self-restoring insulations. The crest value of a standard lightning impulse for which the insulation exhibits a 90% probability of withstand (or a 10% probability of failure) under specified conditions. *See also:* **conventional basic lightning impulse insulation level (BIL)**.

NOTE—See ANSI Std C62.2-1987.

3.77 statistical basic switching impulse insulation level (BSL): Applicable specifically to self-restoring insulations. The crest value of a standard switching impulse for which the insulation exhibits a 90% probability of withstand (or a 10% probability of failure) under specified conditions. *See also:* **conventional basic switching impulse insulation level (BSL)**.

NOTE—See ANSI Std C62.2-1987.

3.78 surge: A transient wave of current, potential, or power in an electric circuit.

3.79 surge arrester: A protective device for limiting surge voltages on equipment by diverting surge current and returning the device to its original status. It is capable of repeating these functions as specified.

NOTE—Hereafter, the term *arrester* as used in this standard shall be understood to mean *surge arrester*.

3.80 system voltage: The root-mean-square (rms) power-frequency voltage from line to line as distinguished from the voltage from line to neutral.

3.81 terminals: The conducting parts provided for connecting the arrester across the insulation to be protected.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

3.82 time-to-impulse sparkover: The time between virtual zero of the voltage impulse causing sparkover and the point on the voltage wave at which sparkover occurs.

3.83 tracking: Irreversible degradation of surface material from the formation of conductive carbonized paths.

3.84 ultimate mechanical strength-static (UMS-static): The load at which any part of the surge arrester fails to perform its mechanical function.

3.85 unit operation: A discharge of a surge through an arrester while the arrester is energized.

3.86 valve arrester: An arrester that includes one or more valve elements.

3.87 valve element: A resistor that because of its nonlinear current-voltage characteristic, limits the voltage across the arrester terminals during the flow of discharge current and contributes to the limitation of follow current at normal power-frequency voltage.

3.88 vent: An intentional opening for the escape of gases to the outside.

3.89 virtual duration of wave front (of an impulse): (A) For voltage waves with wave front duration less than 30 μs, either full or chopped on the front, crest, or tail, 1.67 times the time for the voltage to increase from 30% to 90% of its crest value. **(B)** For voltage waves with wave front duration of 30 μs or more, the time taken by the voltage to increase from actual zero to maximum crest value. **(C)** For current waves, 1.25 times the time for the current to increase from 10% to 90% of crest value.

3.90 virtual zero point (of an impulse): The intersection with the time axis of a straight line drawn through points on the front of the current wave at 10% and 90% crest value, or through points on the front of the voltage wave at 30% and 90% crest value.

3.91 wave: The variation with time of current, potential, or power at any point in an electric circuit.

3.92 wave front (of a surge or impulse): That part that occurs prior to the crest value.

3.93 wave shape (of an impulse test wave): The graph of the wave as a function of time.

3.94 wave shape designation (of an impulse): (A) The wave shape of an impulse (other than rectangular) of a current or voltage is designated by a combination of two numbers. The first, an index of the wave front, is the virtual duration of the wave front in microseconds. The second, an index of the wave tail, is the time in microseconds from virtual zero to the instant at which one-half of the crest value is reached on the wave tail. Examples are 1.2/50 and 8/20 waves. **(B)** The wave shape of a rectangular impulse of current or voltage is designated by two numbers. The first designates the minimum value of current or voltage that is sustained for the time in microseconds designated by the second number. An example is the 75 A 1000 μs wave.

3.95 wave tail (of an impulse): That part between the crest value and the end of the impulse.

3.96 withstand voltage: The voltage that an insulation is capable of withstanding. In terms of insulation, this is expressed as either conventional or statistical withstand voltage.

NOTE—See IEEE Std 1313.1-1996.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

4. Service conditions

An arrester conforming to this standard shall be capable of successful operation under the service conditions given in 4.1 and 4.2.

4.1 Usual service conditions

4.1.1 Physical conditions

a) Ambient air temperature in the general vicinity of the arrester shall be between –40 °C and +40 °C,[9] except that

   1) Ambient air temperature in the general vicinity of deadfront arresters shall be between –40 °C and +65 °C

   2) Ambient liquid temperature in the general vicinity of liquid-immersed arresters shall be between –40 °C and +95 °C

b) Maximum temperature of the arrester, due to external heat sources in the general vicinity of the arrester, shall not exceed 60 °C, except that

   1) Maximum temperature of the deadfront arrester shall not exceed 85 °C

   2) Maximum temperature of the liquid-immersed arresters shall not exceed 120 °C

c) Altitude shall not exceed 1800 m (6000 ft), except for liquid-immersed arresters.

4.1.2 System conditions

a) Nominal power system frequency of 48 Hz to 62 Hz

b) System line-to-ground voltage within the ratings of the arrester under all system operating conditions

4.2 Unusual service conditions

Exposure to any of the service conditions described in 4.2.1 and 4.2.2 may require special consideration in the design or application of arresters.

4.2.1 Physical conditions

a) Ambient temperatures in the general vicinity of the arrester exceeding the values given in 4.1.1

b) Maximum arrester temperatures exceeding the values given in 4.1.1

[9] This operating temperature is suitable for arresters not mounted in proximity to external heat sources causing a continuous ambient temperature in the vicinity of the arrester in excess of 40 °C.

--`,,```,,,,````-`-`,,`,,`,`,,`---

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS

Not for Resale

c) Altitude exceeding 1800 m (6000 ft). Arresters for service at higher altitudes shall be suitable for operation at either of the following altitude ranges:

   1) 1801–3600 m (6001–12 000 ft)

   2) 3601–5400 m (12 001–18 000 ft)

d) Exposure to any of the following:

   1) Damaging fumes or vapors

   2) Excessive dirt, salt spray, or other current-conducting deposits

   3) Steam

   4) Explosive atmospheres, abnormal vibrations, or shocks

e) Limitation on clearances to nearby conducting objects, particularly at altitudes exceeding 1800 m (6000 ft)

f) Unusual transportation or storage

4.2.2 System conditions

a) Nominal power frequency other than 48 Hz to 62 Hz

b) System operating conditions whereby the ratings of the arrester may be temporarily exceeded. Some examples are as follows:

   1) Loss of neutral ground on normally grounded circuit

   2) Generator overspeed

   3) Resonance during faults upon loss of major generation

   4) System instability

   5) Persistent single line-to-ground fault on ungrounded three-phase systems

c) Any other unusual conditions known to the user

5. Standard voltage ratings: duty-cycle voltage and maximum continuous operating voltage (MCOV)

The standard root-mean-square (rms) duty-cycle voltage ratings and the corresponding rms MCOV rating are identified in Table 1.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

Table 1—Arrester ratings[a]

Duty-cycle voltage (kV rms)	MCOV (kV rms)	Duty-cycle voltage (kV rms)	MCOV (kV rms)
3	2.55	144	115
6	5.1	168	131
9	7.65	172	140
10	8.4	180	144
12	10.2	192	152
15	12.7	228	180
18	15.3	240	190
21	17	258	209
24	19.5	264	212
27	22	276	220
30	24.4	288	230
36	29	294	235
39	31.5	312	245
45	36.5	396	318
48	39	420	335
54	42	444	353
60	48	468	372
72	57	492	392
90	70	540	428
96	76	564	448
108	84	576	462
120	98	588	470
132	106	612	485

[a]For ratings not shown, consult with manufacturer.

6. Performance characteristics and tests

Each class and type of arrester shall be subjected to a series of design tests as listed in Table 2.

NOTE—A blank cell in Table 2 indicates that testing is not required.

Clause 7 contains general requirements for selection of test samples and for measurement practices. Clause 8 contains the specific requirements for each design test. Design test parameters are summarized for convenient reference in Table B.1.

Requirements for conformance tests, certification tests, and routine tests are contained in Clause 9, Clause 12, and Clause 13, respectively.

--`,,```,,,,````-`-`,,`,,`,`,,`---
Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

Table 2—Arrester design tests

Design test	Station and intermediate class		Distribution class			
	Porcelain	Polymer	Porcelain	Polymer	Liquid-immersed	Deadfront
Arrester insulation withstand test	8.1.2.4	8.1.2.4	8.1.2.1	8.1.2.1	8.1.2.2	8.1.2.3
Power-frequency sparkover test	8.2	8.2	8.2	8.2	8.2	8.2
Discharge-voltage characteristics test	8.3	8.3	8.3	8.3	8.3	8.3
Impulse protective level voltage-time characteristic test	8.4	8.4	8.4	8.4	8.4	8.4
Accelerated aging procedure	8.5	8.5	8.5	8.5	8.5	8.5
Accelerated aging test of polymer-housed distribution arresters with exposure to light and electrical stress				8.6		
Accelerated aging test of polymer-housed arresters with exposure to salt fog		8.7		8.7		
Contamination test	8.8	8.8	8.8	8.8		
Distribution arrester seal integrity design test			8.9	8.9		
Radio-influence voltage (RIV) test	8.10	8.10	8.10	8.10		
Partial discharge (PD) test	8.11	8.11	8.11	8.11	8.11	8.11
High-current short-duration withstand test	8.12	8.12	8.12	8.12	8.12	8.12
Low-current long-duration withstand test	8.13.1	8.13.1	8.13.2	8.13.2	8.13.2	8.13.2
Duty-cycle test	8.14	8.14	8.14	8.14	8.14	8.14
Temporary overvoltage (TOV) test	8.15	8.15	8.15	8.15	8.15	8.15
Pressure-relief test for station and intermediate arresters	8.16	8.16				
Short-circuit test for porcelain-housed distribution arresters			8.17			
Short-circuit test for polymer-housed distribution arresters				8.18		
Failure mode test for liquid-immersed arresters					8.19	
Deadfront arrester failure mode test						8.20
Distribution arrester disconnector test			8.21	8.21		
Maximum design cantilever load (MDCL) and moisture ingress test for polymer-housed arresters		8.22		8.22		
Ultimate mechanical strength-static (UMS-static) test for porcelain-housed arresters	8.23		8.23			

7. Test requirements

7.1 Complete arrester test samples

a) New and clean arresters shall be used for each test unless otherwise specified.

b) All test samples for arrester designs incorporating a disconnector, either as an integral part or as an accessory, shall include the disconnector.

Copyright © 2006 IEEE. All rights reserved.
Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

c) The arrester shall be mounted in the position(s) in which it is designed to be used.

d) The arrester-mounting bracket, if used, shall be connected to the ground terminal.

e) The grading or corona ring, if used, shall be included in design tests influenced by stray capacitance effects.

f) Deadfront arresters shall be properly assembled with actual or simulated components. All parts that are normally grounded shall be connected to the ground of the test circuit.

7.2 Prorated section

Several design tests permit the use of scaled representations of a complete arrester. These prorated sections must be constructed so that they accurately represent the electrical and thermal characteristics of the represented arrester for the test being performed. The parameters of the prorated section depend on the particular design test being performed.

7.2.1 Prorating for discharge voltage tests

Tests may be made on open-air samples consisting of valve elements only. The diameter of valve elements used in the prorated section shall be the same as the diameter of the valve elements used in the arrester being modeled. The maximum discharge voltage of the complete arrester for a given discharge current is given by Equation (1).

V_{dmax} = discharge voltage measured on the prorated section at the given current × K_s (1)

where

K_s is the prorated section scale factor, given by Equation (2).

$$K_s = V_{DA} / V_{DS} \quad (2)$$

where

V_{DA} is the maximum discharge voltage of the arrester at classifying current
V_{DS} is the discharge voltage measured on the prorated section at classifying current

7.2.2 Prorating for design tests involving demonstration of thermal recovery

Design tests that involve application of power-frequency voltage and demonstration of thermal recovery (namely, TOV, discharge current withstand, and duty cycle) must be performed on a model that properly represents the thermal characteristics of the complete arrester and its environment. The diameter of valve elements used in the prorated section shall be the same as the diameter of the valve elements used in the arrester being modeled.
The prorated section must contain all organic components that are contained in the complete arrester, and they must be in the same nominal quantity per unit length. The prorated section does not have to be a slice out of the complete arrester, and it does not have to contain the inorganic components (e.g., porcelain) used in the arrester.

The specific construction of the housed model depends on the arrester type (see 7.2.2.1 and 7.2.2.2).

The duty-cycle voltage rating (V_R) and MCOV (V_C) of the prorated section are given by Equation (3) and Equation (4).

V_R = arrester duty-cycle voltage rating / K_p (3)

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

V_C = Arrester MCOV / K_p (4)

where

K_p is the prorated section scale factor

The prorated section scale factor shall be determined on the basis of reference voltage scaling or metal-oxide volume scaling, whichever results in the most conservative modeling. In other words, K_p shall be the lower of K_V or K_M where Equation (5) and Equation (6) apply.

$K_V = V_{RA} / V_{RS}$ (reference voltage scaling factor) (5)

$K_M = M_A / M_S$ (metal-oxide volume scaling factor) (6)

where

V_{RA} is the minimum reference voltage of arrester (specified by the manufacturer)
V_{RS} is the voltage measured on prorated section at reference current
M_A is the minimum metal-oxide volume in the complete arrester (specified by the manufacturer)
M_S is the metal-oxide volume in the prorated section

In addition, the valve elements used for the prorated section shall have a power-frequency power loss equal to the maximum allowed by the manufacturer in the arrester being modeled. In the event that maximum power loss valve elements are not available, prorated sections may be constructed with lower power-loss valve elements provided that the voltage applied during the thermal recovery portion of the test is adjusted as shown in Equation (7).

Recovery voltage = $V_C \times K_W \times k_C$ (7)

where Equation (8) applies.

$K_W = V_{WI} / V_{WN}$ (8)

where

V_{WI} is the voltage required to increase power loss to maximum allowed level, at the temperature at which power loss is normally measured
V_{WN} is the voltage at which power loss is normally measured
k_C is the accelerated aging factor determined by the procedure in 8.5.2.2

7.2.2.1 Outdoor arresters

Test models shall be constructed as follows:

a) Housing length shall be great enough to enclose the prorated internal element(s), but shall not be more than 50% longer than the internal element(s). Housing length in excess of 10% longer than the internal element(s) shall be insulated both internally and externally with at least 5 cm thickness of uncompressed glass wool insulation or equivalent. The total mass of the housing in the model shall not exceed 110% of the mass of the housing in the section of the arrester being modeled.

--`,,```,,,,````-`-`,,`,,`,`,,`---
Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

b) Both ends of the housing shall be closed using at least 5 cm thickness of uncompressed glass wool insulation or equivalent, and the insulation shall be arranged to cover the ends of the housing. The thermal resistivity constant (R-value) of the insulation shall be five or greater.

c) Maximum conductor size for electrical connections within the sample shall be AWG # 12.

7.2.2.2 Liquid-immersed arresters

A requirement for liquid-immersed arresters has not yet been established. The manufacturer shall describe the thermal prorating procedure used. The thermal model should take into account the thermal effects of the liquid and other major components that may be contained in the tank or vessel in which the arrester will be installed in the field.

7.2.2.3 Test to verify thermal equivalency between complete arrester and thermally prorated arrester section

If, for any test requiring demonstration of thermal recovery, a complete arrester cannot be tested, then a thermally prorated section must be verified according to the procedure in this subclause. Once the prorated section has been verified for a given arrester type and design, the verification need not be repeated for future use of prorated sections of identical construction.

This procedure evaluates the validity of a thermally prorated section by heating it and a complete arrester to the same temperature, via internal power loss, and then by monitoring and comparing the cooling rates of the two devices with voltage switched off.

7.2.2.3.1 Ambient conditions

The complete arrester of the unit containing the most valve elements per unit length of a multi-unit arrester is placed, along with the prorated section, in still air having an ambient temperature of 20 °C (+20 °C, –10 °C). The ambient temperature shall be the same ± 3 °C for the duration of each test.

7.2.2.3.2 Cooling rate monitoring methods

To determine the cooling rates of the arrester and of the prorated section, thermocouples or other types of sensors may be attached to the blocks, or power loss or resistive component of current may be monitored. If power loss or resistive component of current is used, the complete arrester and the prorated section must be made using valve elements from the same lot.

If temperature sensors are used, they may be placed at a number of points and an average temperature calculated, or the temperature at any point located 1/3 to 1/2 of the arrester length from the top may be used. (Using the single point 1/3 to 1/2 length from the top gives a conservative result.)

7.2.2.3.3 Heating the valve elements

Valve elements in the complete arrester and in the prorated section shall be heated to a temperature of 120 °C ± 10 °C, within 1 min to 120 min, by application of power-frequency voltage with an amplitude above reference voltage. The temperature attained by the valve elements in the complete arrester and in the prorated section shall be equivalent within 3 °C. When this temperature is reached, the voltage source shall be disconnected.

The heating time for the complete arrester and the prorated section shall be the same within ± 5%. (A shorter heating time is more representative of most field circumstances, but a longer heating time is conservative.)

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

7.2.2.3.4 Determination of cooling rate curve

Within 1 min after disconnecting the heating (voltage) source, begin monitoring the cooling rate using any of the methods in 7.2.2.3.2 at intervals not exceeding 5 min. Continue monitoring for a period of not less than 2 h.

If power loss or resistive component of current is used, MCOV shall be applied in a periodic manner for a time not exceeding 30 s to determine the measured quantity. Voltage on time should be kept as short as possible to most closely duplicate the result that would be obtained with thermocouples. In order to give a conservative result, voltage on time for the prorated section shall not exceed voltage on time for the complete arrester.

Draw a smooth curve through the temperature, power loss, or resistive component of current versus time measured points.

7.2.2.3.5 Evaluation

After the complete arrester and the prorated section cooling rate curves have been determined, the two curves shall be compared.

Thermal equivalency of the prorated section is verified provided that, for all instants during the cooling period, the monitored quantity (e.g., temperature, power loss, or resistive component of current) for the prorated section is equal to or higher than for the complete arrester. If, at any instant, the section is not equal to or higher than the complete arrester, the section is not a valid proration.

If power loss is used, time zero power shall be set equal to 1 per unit for the arrester and 1 per unit for the prorated section in order to superimpose the starting points of the two curves.

7.3 Test measurements

Measurement practices shall be in accordance with the following:

a) The specifications for the individual tests, as given in this standard

b) The specifications for dielectric tests, as given in IEEE Std 4-1995

7.4 Impulse test-wave tolerances

For all test waves in these standards, specifications per Table 3 shall apply unless otherwise specified.

Table 3—Impulse wave shapes

Measured quantity	1.2/50 waves	All other exponential waves
Crest value	± 3%	± 10%
Front time	± 30%	± 10%
Time to half value	± 20%	± 10%
Nominal rate of rise of wave front	—	± 10%

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

7.5 Power-frequency test voltages

The power-frequency test voltages shall have a crest value equal to √2 times the specified rms voltage and shall have an approximately sinusoidal shape.

8. Design tests

8.1 Arrester insulation withstand test

The purpose of the arrester insulation withstand test is to verify that, under usual system conditions, arrester housings will not flashover under defined impulse, switching, and power-frequency conditions.

8.1.1 Samples

Test samples shall be the assembled insulating members of the arrester or of a single unit. The internal parts of the arrester or unit shall be removed or rendered inoperative to permit these tests.

Any external series-gap electrodes shall be removed where the gap shunts an insulating member.

8.1.2 Procedure

Test procedures shall comply with Clause 7. Test voltages as described in 8.1.2.1, 8.1.2.2, 8.1.2.3, or 8.1.2.4 (depending on the class and type of arrester being tested) shall be applied to the test samples. Unless otherwise specified, the test voltages shall be applied between the arrester line and ground terminals.

8.1.2.1 Distribution arresters used in open air

Insulation withstand test voltages for distribution arresters used in open air shall be in accordance with the following:

a) The 1.2/50 impulse withstand test voltage of the arrester shall be the greater of

   1) The maximum 1.2/50 impulse sparkover voltage multiplied by the factor 1.42 or

   2) The maximum discharge voltage for a 20 kA 8/20 discharge current multiplied by the factor 1.42

   NOTE—The factor 1.42 includes an allowance for a 20% protective margin and 18% correction for 1800 m (6000 ft) altitude.

b) The 10 s wet power-frequency test voltage of the arrester shall be 1.36 times the claimed 10 s TOV capability of the arrester.

   NOTE—The factor 1.36 includes an allowance for a 15% protective margin and 18% correction for 1800 m (6000 ft) altitude.

c) The 10 s wet power-frequency withstand test voltage from ground terminal to grounded bracket shall be 1.5 times the MCOV of the arrester. Polymeric brackets shall be grounded at the bracket-mounting attachment point (Terminal 3 in Figure 1).

8.1.2.2 Liquid-immersed arresters

Insulation withstand test voltages for liquid-immersed arresters shall be in accordance with Table 4. Tests shall be performed with the arrester immersed in mineral insulating oil, meeting requirements of ASTM D3487-00, at room temperature.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale




Figure 1—Typical polymeric-housed arrester

Table 4—Insulation withstand test voltages for liquid-immersed arresters

RMS duty-cycle voltage rating of arrester (kV)[a]	Impulse 1.2/50 full wave (kV crest)[b] (BIL)	60 Hz 1 min (kV rms)
1	30	10
3	45	15
6	60	21
9	75	27
10	75	27
12	85	31
15	95	35
18	125	42
21	125	42
24	125	42
27	150	70
30	150	70
36	—	—
39	—	—
48	—	—

[a] For arresters rated at values other than the values listed in the first column, the insulation tests shall be the tests specified for the next higher rating.
[b] The values given apply for either positive or negative waves.

Copyright © 2006 IEEE. All rights reserved.
--`,,```,,,,````-`-`,,`,,`,`,,`---
Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.1.2.3 Deadfront arresters

Insulation withstand test voltages for deadfront arresters shall be in accordance with Table 5. The impulse 1.2/50 full wave test, 60 Hz 1 min test, 60 Hz PD extinction test, and DC 15 min test shall comply with IEEE Std 386-1995.

Table 5—Insulation withstand test voltages for deadfront arresters

System class rating (kV)	Impulse 1.2/50 full wave (kV crest)[a] (BIL)	60 Hz 1 min (kV rms)	60 Hz PD extinction (kV rms)	DC 15 min (kV)
15	95	34	11	53
25	125	40	19	78
35	150	50	26	103

[a] The values given apply for either positive or negative waves.

8.1.2.4 Station and intermediate class arresters

Insulation withstand test voltages for station and intermediate class arresters shall be in accordance with the following:

a) The 1.2/50 impulse withstand test voltage shall be the greater of

   1) The maximum 1.2/50 impulse sparkover voltage multiplied by the factor 1.42 or

   2) The maximum discharge voltage for a 20 000 A 8/20 discharge current multiplied by the factor 1.42

   NOTE—The factor 1.42 includes an allowance for a 20% protective margin and an 18% correction for 1800 m (6000 ft) altitude.

b) The 10 s wet power-frequency withstand test voltage in rms volts shall be the greater of

   1) The maximum switching impulse sparkover multiplied by the factor 0.82 or

   2) The maximum switching impulse discharge voltage multiplied by the factor 0.82

   NOTE—The factor 0.82 includes an allowance for a 15% protective margin, an 18% correction for 1800 m (6000 ft) altitude, a 0.85 multiplier relating wet switching-surge withstand to wet crest 60 Hz withstand, and a $1/\sqrt{2}$ multiplier to convert from crest to rms.

8.1.3 Evaluation

The design shall be considered adequate if no flashover, or other breakdown of the insulation, occurs when the specified test voltages are applied.

8.2 Power-frequency sparkover test

The purpose of the power-frequency sparkover test is to verify power-frequency sparkover levels of arresters equipped with gaps. These tests are conducted with very specific voltage wave characteristics to ensure that the values attained represent the unit's performance in normal service conditions.

This test is applicable only to arrester designs that undergo a sparkover mode in response to a grading current less than 1.0 A.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.2.1 Samples

Test samples shall be complete arresters or arrester units. Tests shall be performed on a representative number of voltage ratings of each significant variation in the design of the arrester. Ratings within ± 20% of the tested rating (or ± 3 kV, whichever is larger) need not be tested.

8.2.2 Procedure

Test procedures shall comply with Clause 7. Power-frequency voltage shall be applied to the test samples, with increasing magnitude, until sparkover occurs. The voltage at sparkover shall be recorded. Arresters intended for indoor use shall be tested dry, and arresters intended for outdoor use shall be tested both dry and wet.

8.2.3 Evaluation

The power-frequency sparkover test is for measurement of an arrester characteristic. As such, there are no pass or fail criteria.

8.3 Discharge-voltage characteristics test

The purpose of the discharge-voltage characteristics test is to verify the voltage level appearing across an arrester under specific surge conditions. All components of the arrester are included in the test through use of complete arresters or appropriately prorated sections.

8.3.1 Samples

Test samples shall comply with the requirements of 7.2.1. Three samples shall be used for each arrester design. The prorated samples shall include the effects of internal lead (spacer) lengths and current-carrying elements.

8.3.2 Procedure

Test procedures shall comply with Clause 7.

8.3.2.1 Discharge voltage-current characteristic

Measure peak voltage using currents of 1500 A, 3000 A, 5000 A, 10 000 A, and 20 000 A crest with an 8/20 wave shape. For arrester ratings that have a classifying current that is listed in Table 6 but not included in the listing in the previous sentence, measure discharge voltage at the classifying current in addition to the listed values (e.g., 15 000 A for 550 kV system arresters). The manufacturers' published information shall state for each arrester rating the maximum discharge voltage for each discharge current listed.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

Table 6—Lightning impulse classifying current

Classification of arrester	Impulse value crest (kA)
Station (800 kV)[a]	20
Station (550 kV)[a]	15
Station (below 550 kV)[a]	10
Intermediate	5
Distribution heavy duty	10
Distribution normal duty	5
Distribution light duty	5

[a] Maximum system voltage.

8.3.2.1.1 Arresters with shunt gaps

For arresters with shunt gaps, perform the following steps:

a) Apply 8/20 current waves, and determine the maximum current at which shunt gap sparkover is not obtained.

b) With the shunt gap or gaps disconnected, measure the discharge voltage at the maximum current determined in step a).

The discharge voltage of the arrester or prorated section at a discharge current shall be the higher of the voltage measured in step b) or the voltage measured in 8.3.2.1 at that discharge current.

8.3.2.2 Discharge voltage-time characteristics

Obtain discharge voltage-time characteristics for the front-of-wave and switching impulse protective levels.

8.3.2.2.1 Lightning impulse classifying current

Obtain the discharge voltage-time characteristic at the lightning impulse classifying current value (see Table 6) with time-to-crest times of approximately 1 μs, 2 μs, and 8 μs.

Construct a smooth curve through the test points of crest voltage (actual) and corresponding time to crest of the voltage wave plotted on linear voltage/log time paper. The front-of-wave protective level of the test arrester is the voltage determined by the line's value at 0.5 μs or the front-of-wave sparkover, whichever is higher.

For arresters with shunt gaps, perform the following steps:

a) Apply 1/2 (1 by 2 μs) current waves, and determine the maximum current at which shunt gap sparkover is not obtained.

b) With the shunt gap or gaps disconnected, measure the discharge voltage at the maximum current determined in step a).

The discharge voltage of the arrester or prorated section at a discharge current shall be the higher of the voltage measured in step b) or the voltage measured in 8.3.2.1 at that discharge current.

8.3.2.2.2 Switching surge classifying current

Obtain the discharge voltage-time characteristic at the switching surge classifying current shown in Table 7 with a time-to-actual crest of 45 μs to 60 μs.

--`,,```,,,,````-`-`,,`,,`,`,,`---
Copyright © 2006 IEEE. All rights reserved.
Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

For arresters with shunt gaps, perform the following steps:

a) Apply switching surge current waves with a time-to-actual crest of 45 μs to 60 μs, with increasing current magnitude, to determine the maximum current at which sparkover does not occur.

b) With the shunt gap or gaps disconnected, measure the discharge voltage at the maximum current determined in step a).

The discharge voltage of the arrester or prorated section at a discharge current shall be the higher of the voltage measured in step b) or the voltage measured in 8.3.2.1 at that discharge current.

Table 7—Switching surge classifying current

System voltage max (kV)	Station class crest (A)	Intermediate class (A)
3–150	500	500
151–325	1000	—
326–900	2000	—

8.3.3 Evaluation

Discharge-voltage characteristics tests are for measurement of arrester characteristics. As such, there are no pass or fail criteria.

8.4 Impulse protective level voltage-time characteristic test

The purpose of the impulse protective level voltage-time characteristic test is to verify the voltage level appearing across the arrester under very fast and slow rising impulses. The tests also ensure that arresters with gaps are evaluated appropriately.

The tests are applicable only to arrester designs that undergo a sparkover mode. The tests will determine whether the protective level provided for a specified wave shape is a function of the arrester's maximum sparkover value or its corresponding arrester discharge voltage for the specified wave shape.

8.4.1 Samples

Tests shall be made on complete arresters of each significant variation in design. Ratings within ± 20% of the tested rating (or ± 3 kV, whichever is larger) need not be tested.

8.4.2 Procedure

Test procedures and test wave tolerances shall comply with Clause 7 unless otherwise specified. The general test procedure for determining arrester protective level shall be as follows:

a) Apply prospective impulse voltage waves.

b) Measure the resulting peak arrester voltages.

c) Compare these voltages with the appropriate discharge voltage level. ±

Where the maximum arrester voltage resulting from application of these prospective voltage impulses is less than the arrester discharge voltage level, then the protective level for that wave shape is the arrester discharge voltage level. Sparkover tests are not required for the wave shape of overvoltage being simulated.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

Otherwise, sparkover tests shall be made and the protective level for that wave shape is the maximum sparkover value. Impulse protective levels shall be established for front-of-wave (see 8.4.2.1), 1.2/50 impulse (see 8.4.2.2), and switching surge (see 8.4.2.3) wave shapes.

8.4.2.1 Front-of-wave impulse protective level

The front-of-wave impulse protective level test determines whether the arrester sparkover for a front-of-wave lightning impulse can exceed its 0.5 μs discharge voltage at the classifying current listed in Table 6.

8.4.2.1.1 Front-of-wave impulse sparkover determination test

The front-of-wave impulse sparkover determination test is performed using both positive and negative polarity impulses. The prospective magnitude of the test wave shall be a minimum of 1.2 times the arrester's discharge voltage at a classifying current (see Table 6) resulting in a voltage wave cresting in 0.5 μs. At least five discharges will be measured for each polarity. The nominal rate of rise of the test wave front is specified on Table 8.

Table 8—Fast front impulse rate of rise

RMS duty-cycle voltage rating of arrester (kV)	Nominal rate of rise
Less than 3	10 kV/μs
3–240	100 kV/μs for each 12 kV of arrester duty-cycle voltage rating
Above 240	2000 kV/μs

The maximum arrester voltage recorded during five positive and five negative polarity impulses shall be compared to the classifying current discharge voltage cresting in 0.5 μs. If the classifying current discharge voltage exceeds the voltage values measured during the impulse test described above, the classifying current discharge voltage is the front-of-wave impulse protective level, and no further testing is required on this wave shape. If the voltage measured during the impulse test exceeds the 0.5 μs classifying current discharge voltage, proceed to 8.4.2.1.2 to determine the front-of-wave impulse protective level.

8.4.2.1.2 Front-of-wave impulse sparkover tests

The front-of-wave impulse sparkover test shall be made using both positive and negative polarity impulses. The prospective crest value of the test wave shall be high enough that the sparkover of the arrester occurs before 90% of the crest value of the test wave is reached. At least five sparkovers shall be recorded for each polarity, and the highest crest value so recorded shall be reported as the maximum front-of-wave sparkover value of the test arrester. The nominal rate of rise of the test wave front shall be the same as described in 8.4.2.1.1.

8.4.2.2 The 1.2/50 impulse protective level test

The 1.2/50 impulse protective level test series determines whether the arrester sparkover voltage for a standard 1.2/50 lightning impulse can exceed the discharge voltage obtained from an 8/20 discharge current as per Table 6.

8.4.2.2.1 The 1.2/50 impulse sparkover determination test

The 1.2/50 impulse sparkover determination test is performed using at least five positive and five negative waves. A minimum prospective magnitude of 1.2 times the arrester's discharge voltage at a classifying current (per Table 6) shall be used. The maximum arrester voltage recorded during the five positive and

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

five negative polarity standard lightning impulses shall be compared to the discharge voltage obtained with the currents in Table 6. If the classifying current discharge voltage exceeds the voltage values measured during the impulse test described earlier, the classifying current discharge voltage is the 1.2/50 impulse protective level, and no further testing is required on this wave shape. If the voltage measured during the impulse test exceeds the classifying current discharge voltage, proceed to 8.4.2.2.2 to determine the 1.2/50 impulse protective level.

8.4.2.2.2 The 1.2/50 impulse sparkover test

The purpose of the 1.2/50 impulse sparkover test is to determine the highest standard lightning impulse voltage greater than 3 μs duration that the arrester will allow without sparkover.

For each polarity, the test procedure shall be as follows:

a) Determine the base generator charge voltage, VG, according to the method described in the following note and record crest voltage and time to sparkover (where sparkover occurs) for each of the 20 impulses used for establishing VG.

   NOTE—The procedure for establishing VG is as follows: Start by applying an impulse having a prospective crest voltage somewhat lower than the expected sparkover voltage of the arrester, raising the generator charge voltage in approximately 5% steps for subsequent impulses until sparkover occurs. Then apply a series of 20 impulses, decreasing the prospective crest voltage by about 5% after every sparkover and increasing the prospective crest voltage by about 5% after every withstand. VG is the average generator charge voltage used during the series of 20 impulses.

b) Apply five impulses using a generator charge voltage not more than 1.05 VG; then record crest voltage and time to sparkover. If sparkover does not occur within 3.0 μs after the virtual zero point on each of the five impulses, raise generator charge voltage in additional increments not greater than 0.05 VG until a level is reached that results in sparkover within 3.0 μs after the virtual zero point on each of the five applications. The higher prospective crest voltage of either polarity required to obtain five sparkovers on five successive applications of test impulses, with constant generator charge voltage, shall be reported as the 1.2/50 sparkover of the arrester.

8.4.2.3 Slow-front (switching surge) impulse protective level test

The slow-front (switching surge) impulse protective level test series determines whether the arrester sparkover for a slow-front impulse voltage can exceed the switching surge discharge voltage at the classifying current in Table 7.

8.4.2.3.1 Slow-front (switching surge) sparkover determination test

The magnitude and wave shape of the switching surge discharge-voltage wave for each wave shape shall be a minimum of 1.2 times the arrester discharge voltage corresponding to the switching surge classifying current specified in Table 7. The test consists of at least five positive and five negative wave applications for each of the following times from zero to crest on the prospective voltage wave:

— 30 μs to 60 μs

— 150 μs to 300 μs

— 1000 μs to 2000 μs

The times to half crest on the tail should be appreciably longer than twice the time to crest. The exact value is not of critical importance.

The maximum arrester voltage recorded during the five positive and five negative polarity impulses for each switching surge wave shape shall be compared to the corresponding discharge voltage. If the

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

switching surge classifying current discharge voltage (see 8.3.2.2.2) exceeds the voltage values measured during each of the specified switching surge wave shape impulse tests described earlier, then the switching surge classifying current discharge voltage is the slow front (switching surge) impulse protective level, and no further switching surge testing is required. If the voltage measured during any of the switching surge impulse tests exceeds the switching surge classifying current discharge voltage, proceed to 8.4.2.3.2 and perform sparkover tests on only the wave shape or wave shapes that demonstrated high switching surge impulse test voltages.

8.4.2.3.2 Slow-front (switching surge) impulse sparkover voltage-time characteristics

Sparkover tests shall be made using test waves (but not necessarily in the order given) having the following times from zero to crest:

— 30 μs to 60 μs

— 150 μs to 300 μs

— 1000 μs to 2000 μs

The times to half-crest values on the tail should be appreciably longer than twice the time to crest, but the exact value is not of critical importance.

For each polarity, the wave shape shall be checked with the arrester in the test circuit at a test voltage that does not cause arrester sparkover in at least one of five trials.

For each wave shape and polarity, the test procedure shall be as follows:

a) Determine the base generator charge voltage, VG, according to the method described in 8.4.2.2.2, recording crest voltage and time to sparkover (where sparkover occurs) for each of the 20 impulses used for establishing VG.

b) Apply 10 impulses using a generator charge voltage of 1.2 times VG, and record crest voltage and time to sparkover.

c) Apply 10 impulses using a generator charge voltage of 1.4 times VG, and record crest voltage and time to sparkover.

The highest crest value of voltage with a time duration greater than 30 μs recorded during these tests shall be considered the maximum switching surge sparkover voltage of the test arrester.

8.4.3 Evaluation

The impulse protective level voltage-time characteristic tests are for measurement of arrester characteristics. As such, there are no pass or fail criteria.

8.5 Accelerated aging procedure

The purpose of the accelerated aging procedure is to verify that any change, over time, in power loss of nonlinear valve elements is quantified. The results of the procedure are used in other tests to ensure that any increase in power loss is taken into account.

The procedure is used to determine elevated voltage ratios, k_C and k_R, which are used in the duty-cycle and discharge-current withstand tests to simulate the performance of arresters as if they had been in service for an extended period of time.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.5.1 Samples

The procedure shall be applied to three typical sample valve elements of the design being tested. If several valve element size variations are being evaluated at the same time, this procedure shall be applied to three each of the largest and the smallest diameter and three each of the thickest and the thinnest valve elements for which design tests are being run.

If the arrester fill medium is air, this procedure may be run in an open-air oven without further containment. If the arrester fill medium is not air, the valve elements shall be sealed in a container of the arrester fill medium at room temperature and normal filling pressure, and that container shall be put in the oven.

8.5.2 Procedure

The relevant MCOV for this procedure is the maximum voltage that the valve element(s) must support in the arrester due to unequal voltage distribution.

8.5.2.1 Determination of power ratios

Heat samples to 115 ^{o}C ± 2 ^{o}C and energize at MCOV for 1000 h, except as follows:

a) Liquid-immersed arrester samples shall be heated in mineral insulating oil meeting ASTM D3487-00 requirements and energized at MCOV for a period of 7000 h.

b) Deadfront arresters samples shall be heated and energized at MCOV for a period of 2000 h.

At 115 ^{o}C ± 2 ^{o}C, measure sample power dissipation (power loss) at MCOV and at duty-cycle voltage 2 h to 5 h after the start of the test and at the end of the test period while still energized. The test period may be extended up to 100 h for the purpose of test convenience only. The total time used to raise from MCOV to duty-cycle voltage rating, take power readings, and lower voltage to MCOV shall not exceed 5 min.

For each valve element, determine the ratio of the power dissipation (power loss) at the end of the test period to the initial power dissipation after 2 h to 5 h at MCOV and at duty-cycle voltage. For each valve element, divide the end of period reading by the 2–5 h reading. The maximum power ratio determined from the three valve elements shall be used to determine the elevated MCOV and duty-cycle voltage rating factors.

8.5.2.2 Determination of elevated voltage factors k_C and k_R

If the maximum power ratio of the valve element is equal to or less than 1.0, the appropriate k_C or k_R voltage factor is 1.0.

If the maximum ratio of the power dissipation is larger than 1.0, proceed as follows:

a) At room temperature, take three new sample valve elements of the design and size used in 8.5.1 and measure power loss at MCOV and at duty-cycle voltage.

b) Multiply the (new sample) power loss by the appropriate ratios determined in 8.5.2.1.

c) For each sample, determine the voltage required to obtain the increased power loss thus determined, and then calculate k_C and k_R as follows:

   1) k_C is the maximum voltage for increased (MCOV) power loss / MCOV

   2) k_R is the maximum voltage for increased (duty-cycle voltage) power loss / duty-cycle voltage

If more than one valve element size is used in the same arrester design, the relevant k_C and k_R are the largest values obtained from the sampled valve element sizes. Wherever power loss is stated in 8.5.2.1, resistive

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

component of current may be substituted. If the manufacturer can demonstrate that the manufacturer's valve element enveloping medium and voltage aging effects can be separated, then the manufacturer may run them as two separate (test period h at 115 ^{o}C) tests.

8.5.3 Evaluation

The accelerated aging procedure is for determining factors to be used in other design tests. As such, there are no pass or fail criteria.

8.6 Accelerated aging test of polymer-housed distribution arresters with exposure to light and electrical stress

The purpose of the accelerated aging test is to verify that the external housing and internal components of polymer-housed distribution arresters will remain functional for the design life when exposed to specific levels of light and electrical stress. The conditions are considered to represent most severe cases. The arrester insulating hanger is also tested for its functional life characteristics.

The tests are to demonstrate a minimum performance level of the external polymer insulating system when exposed to accelerated light and electrical stress pollution tests. Established tests for polymer distribution insulators were modified, as required, for application to polymer distribution arresters. Correlation to service conditions over the expected life of the product has not yet been established.

8.6.1 Accelerated aging by exposure to light

8.6.1.1 Samples

Test samples shall include both arrester housings and hanger/bracket parts or as specified by the test method used.

8.6.1.2 Procedure

The test procedure shall be according to the latest revision of one of the following:

a) Carbon-arc methods: ASTM G23-96, ASTM D1499-99, or ASTM D750-00

b) Xenon-arc methods: ASTM G26-96 or ASTM D2565-99

c) Fluorescent UV method: ASTM G53-96

All methods used must include water. The test duration must be for a minimum of 1000 h, and a minimum of three samples must be tested.

8.6.1.3 Evaluation

Cracking of any sample's surface to depths greater than 0.1 mm shall constitute failure.

8.6.2 Accelerated aging by exposure to electrical stress

8.6.2.1 Samples

The samples shall be full-size arresters representing the design under test. The samples shall include hanger and disconnector, when applicable.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.6.2.2 Initial measurements

Measure the sample discharge voltage at the classifying current and wave shape (see Table 6).

8.6.2.3 Procedure

The fundamental test is a cyclic type, which must include periods of wetting, drip, and surface drying accompanied by application of a continuous or an intermittent voltage. The intent of the test is to subject the sample to periodic dry band arcing that takes place during the ac voltage application period. The wetting may be either spray or dipping; in either case, however, the entire length of the sample must be uniformly wetted. The procedure has three test segments:

a) Arrester and hanger/bracket aging

b) Arrester evaluation

c) Hanger bracket aging

Test segments a) and c) may be tested in either order. A minimum of three samples must be tested

The arrester aging part of the test shall be performed at the highest MCOV stress for arresters of the same sample type and design. The stress shall be based on the arrester creep distance. The hanger/bracket test portion shall be performed at the highest line-to-ground voltage at which the hanger/bracket will be subjected. The arrester terminals shall be connected in accordance with Figure 1 and Table 9.

Table 9—Requirements for accelerated aging by exposure to electrical stress

Test objective	Sample	Applied voltage at terminals			Test duration
		Terminal 1	Terminal 2	Terminal 3	
Arrester/ hanger	Arrester and hanger[a]	Maximum design stress	Ground	Ground	1000 h at voltage
Arrester evaluation	Arrester and hanger[a]	8/20 current impulse	Ground	Ground	Impulse
Hanger aging	Hanger and effectively shorted arrester	Maximum system voltage applied to hanger[b]	Maximum system voltage applied to hanger[b]	Ground	20 h at voltage

[a] Where an insulating hanger is part of the design.
[b] Only when an arrester is effectively shorted.

Parameters of the test shall conform to the following:

— The full cycle time shall be not less than 1 min and not more than 10 min.

— For intermittently energized cycles, the time spent energized during each cycle shall not be less than 1 min and not more than 2 min, and it shall count toward total test duration.

— The sample shall not be completely dry at the beginning of energized cycle.

— The sample shall spend the total accumulated time at voltage (as specified in Table 9) for test duration for each segment of the aging test.

NOTE—The parameter of importance is the time spent energized at the specified test voltage.

— For intermittently energized cycles, the wetting agent shall be water with a sufficient addition of dissolved sodium chloride to achieve a resistivity of 400 Ω-cm to 500 Ω-cm.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

— For continuously energized cycles, the wetting agent shall be water with a sufficient addition of dissolved sodium chloride to achieve a resistivity of 2500 Ω-cm to 3100 Ω-cm.

— The short-circuit current available at the sample terminals shall be at least 10 mA rms. The voltage tolerance at the sample terminals must be maintained at ± 5%.

8.6.2.4 Evaluation

The samples will be considered to pass if all of the following are true:

a) No external flashovers, punctures, or internal breakdowns have occurred over the duration of the test.

b) No surface tracking is evidenced by physical examination.

c) The arrester discharge voltage at its classifying current has not changed by more than 10% from initial measurement.

8.7 Accelerated aging test of polymer-housed arresters with exposure to salt fog

The purpose of the accelerated aging test is to verify that the external housing and internal components of polymer-housed arresters will remain functional for the design life when exposed to specific levels of salt fog. This test has a duration of 1000 h under salt fog conditions, as described below. For designs intended to be used in severe environmental conditions (e.g., intense solar radiation, frequent temperature inversion with condensation, heavy or very heavy pollution as defined by ESDD in Table 4 of IEEE Std 1313.2-1999), a test with a duration of 5000 h according to Annex C may be performed in addition.

8.7.1 Samples

Test samples shall be the longest electrical section with the minimum specific leakage distance and the highest rated voltage recommended by the manufacturer for this section. Samples shall be cleaned with deionized water before starting the test.

8.7.2 Initial measurements

The following measurements shall be made on each test sample:

a) Reference voltage

b) PD

8.7.3 Procedure

The test is a time-limited continuous test under salt fog, at constant power-frequency voltage equal to MCOV. The test is carried out in a moisture-sealed corrosion-proof chamber. An aperture of not more than 80 cm² shall be provided for the natural exhaust air. A turbo sprayer or room humidifier of constant spraying capacity shall be used as the water atomizer.

The fog shall fill the chamber and not be directly sprayed onto the test sample. The salt water, prepared with NaCl and deionized water, will be supplied to the sprayer. For power-frequency test voltage, a test transformer shall be used. The test circuit, when loaded with a resistive current of 250 mA (rms) on the high voltage side, shall experience a voltage drop of no more than 5%.

The protection level of the test circuit shall be set at 1 A (rms).

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

The test sample shall be mounted vertically. There shall be enough clearance between the roof of the chamber and test sample and from the walls in order to avoid electrical field disturbance. These data shall be found in the manufacturer's installation instructions.

The following test parameters shall apply:

a) Duration of the test — 1000 h
b) Water flow rate — 0.4 ± 0.1 l/h/m^3
c) Size of droplets — 5 µm to 10 µm
d) Temperature — 20 °C ± 5 °C
e) NaCl content of water — between 1 kg/m^3 to 10 kg/m^3

The manufacturer shall state the starting value of the salt content of the water. The water flow rate is defined in liters per hour per cubic meter of the test chamber. It is not permitted to recirculate the water. Interruptions due to flashover are permitted. If more than one flashover occurs, the test voltage is interrupted. However, the salt fog application shall continue until the washing of the arrester with tap water is started. Interruptions of salt fog application shall not exceed 15 min. The test shall then be restarted at a lower value of the salt content of water. If again more than one flashover occurs, this procedure shall be repeated. Interruption times shall not be counted as part of the test duration.

The NaCl content of water, number of flashovers, and the duration of interruptions shall be noted.

NOTE—Within the specified range of salinity, lower salt content may increase test severity. Higher salt content increases flashover probability and makes it difficult to run the test on larger diameter housings.

8.7.4 Evaluation

The test is regarded as passed if the following occur:

a) No tracking occurs.
b) Erosion does not penetrate through the entire thickness of the external coating up to the next layer of material.
c) Sheds and housing are not punctured.
d) Reference voltage has not decreased by more than 5% from initial measurements.
e) PD measurement performed before and after the test does not exceed 10 pC, as measured according to IEEE Std 454-1973 (Reaff 1979).

The number of overcurrent trip-outs should be noted and taken into account in the evaluation of the duration of the test.

8.8 Contamination test

The purpose of the contamination test is to demonstrate, through examination of thermal stability and insulation withstand, the ability of the arrester to withstand electrical stresses on the arrester housing caused by contamination. The test does not apply to liquid-immersed and deadfront arresters.

8.8.1 Samples

Test samples shall be complete arresters. Only the highest voltage rating of each type and design shall be tested. The arrester shall be tested completely assembled. If a multi-unit arrester contains gaps that are not uniformly distributed throughout the arrester, then the units shall be restacked so that the majority of the gaps are located within the top half of the stack.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

Conformance of the highest voltage-rated arrester to this standard shall be considered to demonstrate conformance of lower voltage ratings of the same arrester type and design.

If temperature measurement is selected as the means for evaluating the outcome of the test (see 8.8.2.3), then a temperature-sensing device (such as a thermocouple) shall be installed in each arrester section immediately adjacent to a valve element.

8.8.2 Procedure

8.8.2.1 Power-frequency test voltage source

The power-frequency test voltage source and the method of measurement shall be in accordance with IEEE Std 4-1995. The regulation of the source shall maintain the specified voltage on the arrester, except for infrequent, nonconsecutive, half-cycle voltage dips of no more than 5% during leakage current pulses.

8.8.2.2 Contaminant preparation

The contaminant shall be stored in a container so that it can be thoroughly agitated just prior to application.

The contaminant shall consist of a slurry of the following ingredients:

a) Water

b) Bentonite (5 g/L of water)

c) An undiluted nonionic detergent consisting of nonyl-phenyl-polyethylene-glycol-ether or other comparable long chain nonionic esters (1 g/L of water)

d) Sodium chloride

The volume resistivity of the slurry shall range between 400 Ω-cm to 500 Ω-cm and can be adjusted by the addition of sodium chloride. Volume resistivity shall be measured at a temperature of 25 ^{o}C ± 5 ^{o}C with a low-voltage conductivity bridge.

8.8.2.3 Test

The test shall be conducted according to the following steps:

a) The arrester housing shall be clean and dry and at the ambient temperature. Washing with a detergent may be necessary to remove oil films, but the detergent should be thoroughly rinsed off with water.

b) The arrester shall be energized for a minimum of 1 h at MCOV. Measurements of resistive current, power loss, or temperature shall be made at the end of the energization period.

c) With the arrester de-energized, the contaminant shall be applied to all insulating surfaces of the lower half of the arrester, including the undersides of all skirts. The coating shall be applied heavily enough to form drops of the slurry on the skirts of the housing. (Too much contaminant cannot be applied; the excess merely runs off.)

   Maximum voltage-off time for contaminant application is 10 min. The contaminant coating may be applied by dipping, spraying, or flow-coating. Small arresters may require special racks for mounting the spray or flow-coat nozzles.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

d) Within 3 min of contaminant application, the arrester shall be energized at its MCOV. Measurements of resistive leakage current, power loss, or temperature shall be made at the end of the 15 min energization. Arrester temperature, if measured, shall be obtained immediately following de-energization. Maximum voltage-off time for contaminant application, including any temperature measurements, is 13 min.

e) Repeat step c) and step d); and at the end of the second cycle, energize the arrester at its MCOV. For 30 min intervals, demonstrate thermal stability as indicated by a decrease in the monitored values toward the initial values obtained in step b). If temperature is being measured, it is permissible to de-energize the arrester for a maximum off-time of 3 min.

8.8.3 Evaluation

The arrester shall have passed the contamination test if the following occur:

a) The arrester demonstrates thermal stability.

b) No unit or arrester flashes over.

c) There is no physical damage to the internal parts as evidenced by inspection.

8.9 Distribution arrester seal integrity design test

The purpose of the distribution arrester seal integrity design test is to verify that the arrester terminals can withstand a minimum torque level without damage and to ensure that high-temperature stresses for long periods of time do not change the basic function of the arrester. Further, another purpose of the test is to verify that, during daily and seasonal temperature deviations, the seals or any portions of the unit do not allow moisture ingress resulting from pressure differences or capillary action.

This test does not apply to liquid-immersed and deadfront arresters.

8.9.1 Samples

Test samples shall be fully assembled arresters. Three representative samples of each seal design shall be tested.

8.9.2 Initial measurements

With the test sample energized at duty-cycle voltage rating, and at a temperature of 20 ^{o}C ± 5 ^{o}C, make the following measurements:

a) RIV

b) Power loss or resistive component of current

c) Power-frequency sparkover (if applicable)

8.9.3 Procedure

The samples shall be subjected to the procedures of 8.9.3.1, 8.9.3.2, and 8.9.3.3 in the order they are listed.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.9.3.1 Terminal torquing

On each sample, install beneath one side of the terminals a length of conductor representative of the maximum diameter hard lead accommodated by the connectors. Torque the terminals of each unit 27 N•m to 30 N•m (20 ft•lbf to 22 ft•lbf).

8.9.3.2 Thermal conditioning

The test samples shall be placed in a circulating air oven and subjected to a 70 ^{o}C ± 3 ^{o}C temperature for 14 days. Then the samples shall be allowed to return to ambient temperature.

8.9.3.3 Seal pumping

The test samples shall be uniformly heated to 60 ^{o}C ± 3 ^{o}C and maintained at that temperature for a minimum of 1 h. The samples shall then be placed in a cold water bath having a temperature of 4 ^{o}C ± 3 ^{o}C for a minimum of 2 h. The transfer time between the hot and cold media shall be no more than 5 min. The test cycle shall be performed 10 times. The cold water bath shall have a water weight at a minimum of 10 times the weight of the test samples.

8.9.4 Evaluation

Following the seal pumping portion of the test and within 24 h, the samples shall be allowed to reach ambient temperature. Then the measurements specified in 8.9.2 shall be repeated, and then each sample shall be opened for visual inspection.

The design shall be judged to conform to this standard when the test samples meet the following conditions:

a) The RIV has not increased by more than 20 μV above the value measured in 8.9.2.

b) The power loss or resistive component of current has not increased by more than 50% above the value measured in 8.9.2.

c) The power-frequency sparkover voltage has not changed by more than 10% from the value measured in 8.9.2.

d) No moisture is found within the test samples upon visual examination of the internal parts and surfaces.

8.10 Radio-influence voltage (RIV) test

The purpose of the RIV test is to verify that under normal operating conditions, the arrester does not generate PDs that produce excessive RIV. The test does not apply to liquid-immersed or deadfront arresters.

If the PD test (see 8.11) is performed on complete arresters without additional shielding, the RIV test need not be performed.

8.10.1 Samples

The equipment and general methods shall be in accordance with NEMA 107-1987 (Reaff 1993). Test samples shall be complete arresters. The preparation and mounting of the samples shall be in accordance with Clause 7 unless otherwise specified. The test sample shall be dry and at approximately room temperature for all arresters.

--`,,```,,,,````-`-`,,`,,`,`,,`---

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS

Not for Resale

8.10.2 Procedure

The RIV shall be measured at a frequency of 1.0 MHz or as near that frequency as is practicable.

a) Apply to the arrester terminals a test voltage equal to 1.05 times the MCOV of the arrester.

b) Measure the RIV.

8.10.3 Evaluation

No specific limits are designated for the RIV test. However, NEMA LA 1-1992 (Reaff 1999) provides suggested maximum levels.

8.11 Partial discharge (PD) test

The purpose of the PD test is to assure that the arrester design does not include materials, parts, or internal assemblies stressed beyond their PD inception limit under normal operating conditions.

The equipment and general methods shall be in accordance with IEEE Std 454-1973 (Reaff 1979).

8.11.1 Samples

Test samples shall be the longest electrical unit of a given type and design of arrester. The test samples(s) may be shielded to prevent external PDs, provided that the external shielding does not reduce the valve element stress by more than 1% (as demonstrated by test or calculation).

8.11.2 Procedure

Power-frequency voltage applied to the test sample shall be raised to the adjusted duty-cycle voltage rating of the sample, held for not less than 2 s, and then lowered to 1.05 times the adjusted MCOV of the sample. The PD shall then be measured. The adjusted duty-cycle voltage rating and MCOV shall be values, determined by test or calculation, that result in the same voltage stress across the most highly stressed valve element of the test sample as that across the most highly stressed valve element of the complete arrester, at the arrester duty-cycle voltage rating and MCOV, respectively. This determination takes account of nonuniform voltage distribution.

8.11.3 Evaluation

The design shall be considered adequate if the measured PD is not greater than 10 pC.

8.12 High-current short-duration withstand test

The purpose of the high-current short-duration withstand test is to demonstrate that under severe high-current impulse conditions, the arrester will remain functional. The high-current short-duration test indirectly evaluates the dielectric strength of the material as well as the thermal withstand capability for impulses that resemble lightning.

After the completion of the tests in 8.12.2, the test samples shall be judged by visual evidence of damage or deterioration and by the oscillograms as well as by specific criteria given in the relevant subclauses of each test requirement.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.12.1 Samples

Test samples shall be complete arresters or prorated sections. The duty-cycle voltage ratings tested shall be 3 kV or more, but need not exceed 12 kV.

8.12.2 Procedure

Test procedures shall comply with Clause 7.

This test is performed in still air at 20 °C ± 5 °C for all arrester classifications and types, except liquid-immersed and deadfront arresters. Liquid-immersed arresters shall be immersed in mineral insulating oil, meeting ASTM D3487-00 requirements, having a liquid temperature of 75 °C ± 5 °C with the arrester having obtained thermal equilibrium at 75 °C ± 5 °C when subjected to the procedure. Deadfront arresters shall be preheated to 45 °C ± 5 °C for a sufficient time to obtain thermal equilibrium and shall be at 45 °C ± 5 °C when subjected to the test procedure. The test procedure shall consist of two arrester discharges of surge current having a 4/10 wave shape (–0%, +50% tolerance to accommodate test equipment), with an amplitude as specified in Table 10.

Table 10—High-current short-duration test levels

Arrester classification	Minimum crest current (kA)
Station	65
Intermediate	65
Distribution heavy duty	100
Distribution normal duty	65
Distribution light duty	40

One oscillogram of the discharge current and one oscillogram of the discharge voltage shall be obtained during the test. The test piece shall be allowed to cool to ambient temperature between discharges.

8.12.3 Evaluation

Within 5 min after the second current discharge, power-frequency recovery voltage shall be applied for a minimum of 30 min. For a complete arrester, the recovery voltage shall be k_C times MCOV. For a prorated section, the recovery voltage shall be as prescribed in 7.2.2. Valve element temperature, resistive component of current, or power dissipation shall be monitored until the measured value is appreciably reduced (success) or a thermal runaway condition is evident (failure).

8.13 Low-current long-duration withstand test

The purpose of the low-current long-duration withstand test is to demonstrate that under severe low-current impulse conditions, the arrester will remain functional. The low-current long-duration test stresses the arrester with simulated switching surge type impulses.

There are two test methods:

a) A transmission-line discharge test for station and intermediate arresters. The switching surge duty on arresters applied to cable circuits may be evaluated by the line discharge test circuit modified to take into account the capacitance, surge impedance, length, and charge voltage of the cable.

b) A rectangular wave test for distribution arresters.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.13.1 Transmission-line discharge test for station and intermediate arresters

8.13.1.1 Samples

Test samples shall be complete arresters or prorated sections. The duty-cycle voltage rating of the test samples shall be 3 kV or more, but need not exceed 12 kV.

8.13.1.2 Initial measurements

The following measurements shall be made on each sample:


a) Power-frequency sparkover test (see 8.2), if applicable

b) Discharge voltage at the lightning impulse classifying current (see Table 6)

8.13.1.3 Procedure

Samples shall be subjected to transmission-line discharges generated by a distributed constant generator, as shown in Figure 2. The parameters of the generator shall be based on the following transmission-line characteristics:

D_L is the transmission-line length
V_M is the maximum system line-to-line rms voltage
V_{LG} is the maximum system line-to-ground voltage crest
E_L is the transmission-line charge voltage
Z_L is the transmission-line surge impedance
C_L is the transmission-line capacitance per unit length



R_A is resistance R_L of leads from test sample to terminals T_1 and T_2, + R_S (Ω)
R_S is resistance of current shunt (Ω)
R_i is section resistance (Ω)
C_i is section capacitance (μF)
L_i is section inductance (μH)

Figure 2—Transmission-line discharge test generator and setup

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

The values shown in Table 11 shall be used in deriving the constants of a test generator. The constants of the test generator shall be derived by using either of the following prorating factors:[10]

— K is the rms arrester duty-cycle voltage rating in kilovolts/rms sample duty-cycle voltage rating in kilovolts or

— K is the rms arrester MCOV in kilovolts/rms sample MCOV in kilovolts

Generator charge voltage in kilovolts dc is shown in Equation (9).

$$E_G \geq E_L / \mathrm{K} \tag{9}$$

Generator surge impedance in ohms is shown in Equation (10).

$$Z_G \leq Z_L / \mathrm{K} \tag{10}$$

Total generator inductance in microhenries is shown in Equation (11).

$$L_G = \sum_{i=l}^{i=N} L_i \tag{11}$$

Total generator capacitance in microfarads is shown in Equation (12) and Equation (13).

$$C_G \geq \mathrm{K} D_L C_L \tag{12}$$

$$L_G C_G \geq (Z_L C_L D_L)^2 \tag{13}$$

where

N	is the number of generator sections and $N \geq 10$
subscript i	designates the generator section requirements (see Figure 2)
R_i	is the resistance (Ω) of the i^{th} generator section. (This is the measured value that depends on the resistance of the section elements and connections.)

Generator connecting lead resistance plus current shunt resistance in ohms is shown in Equation (14) (see Figure 2).

$$R_A = R_L + R_S \text{ (This is a measured value.)} \tag{14}$$

Generator section capacitance is shown in Equation (15).

$$C_i \leq 0.1\ C_G \tag{15}$$

(As a first approximation, this is C_G divided by the number of sections chosen, but the values of each section may be modified as shown below.)

Generator section surge impedance in ohms is shown in Equation (16).

$$Z_i = \sqrt{(L_i / C_i)} \tag{16}$$

[10] This allows the manufacturer to proportion the transmission-line generator parameters to be consistent with the manufacturer's arrester prorating technique, either by MCOV or duty-cycle voltage ratings.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

(As a first approximation $Z_i = Z_G$; however, the sections may be modified as shown below.)

To determine the exact values of capacitance C_i and surge impedance Z_i, the following requirements shall be met:

$$Z_i + R_A + \sum_{i=l}^{i=N} R_i = Z_G \pm 5\% \tag{17}$$

If

$$R_A + \sum_{i=l}^{i=N} R_i < 0.05\ Z_G \tag{18}$$

then the first approximations for C_i and Z_i, as well L_i, are correct. C_i may be C_G divided by the number of sections; Z may be equal to Z_G, and $Z_i = \sqrt{}\ (L_i / C_i)$.

If

$$R_A + \sum_{i=l}^{i=N} R_i > 0.05\ Z_G \tag{19}$$

then Z_i shall be adjusted section by section to agree with the given equation; that is, for the third section

$$Z_3 + R_A + R_1 + R_2 + R_3 = Z_G \pm 5\% \tag{20}$$

and for the fifth section

$$Z_5 + R_A + R_1 + R_2 + R_3 + R_4 + R_5 = Z_G \pm 5\% \tag{21}$$

The surge impedance of the sections may be adjusted by adjusting L or C provided that

$$\text{Total } C_G \geq \mathrm{K} D_L C_L \tag{22}$$

and

$$\text{Total } L_G C_G \geq (Z_L C_L D_L)^2 \tag{23}$$

The time duration in microseconds, T_D, of the initial surge of the generator, as measured by an oscilloscope, can be checked by

$$T_D = 2 Z_L C_L D_L \tag{24}$$

The voltage divider used to measure the voltage of the test sample shall have an impedance of at least 100 times the minimum impedance of the test sample during discharge.

If an auxiliary impulse generator is used to initiate the discharge of the distributed constant generator, the stored energy of the auxiliary impulse generator shall not exceed 0.5% of the stored energy of the distributed constant generator.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

Table 11—Values for deriving test generator constants for transmission-line discharge tests

V_M (kV)	Z_L (Ω)	C_L		E_L (kV)	Number of operations	D_L			
						Station arresters		Intermediate arresters	
		μF/km	μF/mi			km	mi	km	mi
3–72	450	0.0075	0.012	2.6 V_{LG}	20	240	150	160	100
72.5–150	450	0.0075	0.012	2.6 V_{LG}	20	240	150	160	100
151–325	400	0.0087	0.014	2.6 V_{LG}	20	280	175		
326–400	350	0.0093	0.015	2.6 V_{LG}	20	320	200		
401–600	325	0.011	0.0177	2.0 V_{LG}	20	320	200		
601–900	300	0.0117	0.0188	2.0 V_{LG}	20	320	200		

The test shall consist of subjecting the test sample to a number of operations as defined in Table 11.

These operations shall be applied in three groups of six consecutive operations followed by one group of two operations, with a time interval between consecutive operations of 50 s to 60 s. Samples may be permitted to cool to ambient temperature after the 6th, 12th, and 18th operations. Prior to the 19th operation, heat the sample to 60 °C ± 3 °C. Within 10 min after removing the sample from the oven, apply the 19th and 20th operations. Testing shall occur with an ambient temperature between 20 °C and 60 °C. Within 5 min after the 20th operation, power-frequency recovery voltage shall be applied for a minimum of 30 min. For a complete arrester, the recovery voltage shall be k_C times MCOV (see 8.5.2.2). For a prorated section, the recovery voltage shall be as prescribed in 7.2.2. Valve element temperature, resistive component of current, or power dissipation shall be monitored until the measured value is appreciably reduced (success) or a thermal runaway condition is evident (failure).

One wave shape record of the discharge voltage and discharge current through the test sample shall be made during the first two and during the last two operations of the series. Current and voltage records need not be made simultaneously.

8.13.1.4 Evaluation

Following the test, and after the sample has demonstrated thermal stability per 8.13.1.3, the sample shall be allowed to cool to ambient temperature. Then the tests specified in 8.13.1.2 shall be repeated. The design shall be considered adequate when the following have occurred:

a) Thermal recovery has been demonstrated.

b) No physical damage is evident.

c) Power-frequency sparkover (if applicable) and discharge voltage have not changed more than 10% from the values measured in 8.13.1.2.

The transmission-line discharge capacity of a designated arrester rating shall be considered to have met the requirements of this standard when tests have been made in accordance with this standard, the evaluation conditions have been met, and the following conditions are met:

— The transmission-line length of DL used in deriving the constants of the test generator in 8.13.1.3 is equal to or greater than the length of line specified in Table 11.

— For the same system voltage, the rating of the designated arrester is equal to or greater than the rating of the arrester on which the test was based; or the designated system voltage is less than the system voltage on which the test was based.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.13.2 Low-current long-duration test for distribution arresters

8.13.2.1 Samples

Test samples shall be either complete arresters or prorated sections. The duty-cycle voltage ratings tested shall be 3 kV or more, but need not exceed 9 kV. The discharge current shall be as specified in 8.13.2.3.

8.13.2.2 Initial measurements

The following measurements shall be made on each sample:

a) Power-frequency sparkover test (see 8.2), if applicable

b) Discharge voltage at the lightning impulse classifying current (see Table 6)

8.13.2.3 Procedure

The discharge current for these tests shall have an approximately rectangular wave shape and shall be maintained at the minimum or greater values of current for the time as specified on Table 12.

Table 12—Low-current long-duration test levels for distribution arresters

Arrester classification	Minimum surge current (crest A)	Mimimum duration (μs)
Distribution heavy duty	250	2000
Distribution normal duty	75	2000
Distribution light duty	75	2000

The test consists of 20 operations applied in the manner described in this subclause.

The test sample shall be subjected to three groups of six consecutive operations followed by one group of two operations with a time interval between consecutive operations of 50 s to 60 s. The ambient conditions for the first 18 operations shall be in still air at 20 °C ± 5 °C, except that liquid-immersed arrester shall be in mineral insulating oil, meeting ASTM D3487-00 requirements, at a liquid temperature of 20 °C ± 5 °C. Samples shall be permitted to cool to ambient temperature after the 6th, 12th, and 18th operations. Prior to the 19th operation, the test sample shall be heated to 60 °C ± 5 °C, except that liquid-immersed arresters shall be in mineral insulating oil meeting ASTM D3487-00 requirements, at 120 °C ± 5 °C, and deadfront arresters shall be preheated to 85 °C ± 5 °C.

Samples shall be maintained at the prescribed temperature for a sufficient time to obtain thermal equilibrium. With the sample at the required thermal equilibrium temperature, apply the 19th and 20th operations. Within 5 min after the 20th operation, power-frequency recovery voltage shall be applied for a minimum of 30 min. For a complete arrester, the recovery voltage shall be k_C times MCOV. For a prorated section, the recovery voltage shall be determined as prescribed in 7.2.2. Valve element temperature, resistive component of current, or power dissipation shall be monitored until the measured value is appreciably reduced (success) or thermal runaway condition is evident (failure).

One wave shape record of the discharge voltage and discharge current through the test sample shall be made during the first two and during the last two operations of the series. Current and voltage records need not be made simultaneously.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.13.2.4 Evaluation

Following the test, and after the sample has demonstrated thermal stability per 8.13.2.3, the sample shall be allowed to cool to ambient temperature. Then the tests specified in 8.13.2.2 shall be repeated. The design shall be considered adequate when the following have occurred:

a) Thermal recovery has been demonstrated.

b) No physical damage is evident.

c) Power-frequency sparkover, if applicable, and the discharge voltage of the test sample shall not have changed more than ± 10% from the values measured in 8.13.2.2.

8.14 Duty-cycle test

The purpose of the duty-cycle test is to verify that the arrester can withstand multiple lightning type impulses without causing thermal instability or dielectric failure.

8.14.1 Samples

Test samples shall be complete arresters or prorated sections. The duty-cycle voltage rating of the prorated section shall be not less than 3 kV, but need not exceed 12 kV.

8.14.2 Initial measurements

The following measurements shall be made on each sample at 20 °C ± 5 °C:

a) Power-frequency sparkover test (see 8.2), if applicable

b) Discharge voltage at the lightning impulse classifying current (see Table 6)

8.14.3 Procedure

Tests procedures shall comply with Clause 7.

The arrester or prorated section shall be connected across a power supply having a frequency within the range of 48 Hz to 62 Hz. The crest values of power-frequency voltage measured at the arrester terminals shall not be less than the values specified in this subclause during the flow of 60 Hz current. The crest voltage shall not increase by more than 1% when the sample is disconnected.

Tests shall be made in still air at 20 °C ± 5 °C for all arrester types except liquid-immersed, which shall be made in mineral insulating oil, meeting ASTM D3487-00 requirements, at a liquid temperature of 20 °C ± 5 °C. The test sample shall be energized at kR times duty-cycle voltage rating and maintained at this voltage for the time required to perform 20 operations with a time interval between operations of 50 s to 60 s. If the sample is a prorated section, its duty-cycle voltage shall be determined as prescribed in 7.2.2. The initiating surges shall be timed to occur approximately 60 electrical degrees before the crest of power-frequency voltages having the same polarity as the impulse. The initiating surges shall be 8/20 μs current waves of constant polarity and of crest value as shown in Table 6.

After the 20th unit operation, the sample shall be heated, for a time sufficient to obtain thermal equilibrium, to 60 °C ± 5 °C in still air for all arresters except liquid-immersed arresters, which shall be heated to 120 °C ± 5 °C in mineral oil meeting ASTM D3487-00 requirements, and deadfront arresters, which shall be heated to 85 °C ± 5 °C in still air.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

With the sample at the required thermal equilibrium temperature, it shall be subjected to two impulses of the magnitude specified in Table 6, except for distribution heavy duty classification, which shall be subjected to two 40 kA 8/20 μs impulses, timed to occur 50 s to 60 s apart while energized at k_C times MCOV.

8.14.4 Evaluation

Within 5 min after the 22nd operation, power-frequency recovery voltage shall be applied for a minimum of 30 min. For a complete arrester, the recovery voltage shall be k_C times MCOV. For a prorated section, the recovery voltage shall be as prescribed in 7.2.2. Valve element temperature, resistive component of current, or power dissipation shall be monitored until the measured value is appreciably reduced (success) or a thermal runaway condition is evident (failure). After demonstration of thermal stability, the sample shall be allowed to cool to approximately ambient temperature. Then the tests specified in 8.14.2 shall be repeated. The design shall be considered adequate when the following have occurred:

a) Thermal recovery has been demonstrated.

b) No physical damage is evident.

c) Power-frequency sparkover (if applicable) and discharge voltage have not changed more than 10% from the values measured in 8.14.2.

8.15 Temporary overvoltage (TOV) test

The purpose of the TOV test is to demonstrate the TOV capability of the arrester. In this test, the TOV is strictly a power-frequency overvoltage for time periods from 0.01 s to 10 000 s.

Manufacturers' published data shall include curves with abscissa scaled in time and ordinate in per unit of MCOV. In addition, the manufacturer shall publish a table of TOV values listed in per unit of MCOV to three significant digits, for times 0.02 s, 0.1 s, 1 s, 10 s, 100 s, and 1000 s. The table values shall be taken from the curves and shall include data for "No Prior Duty" (see 8.15.3.1) and for "Prior Duty" (see 8.15.3.2). The published curve and table shall state the range of arrester ratings for which they apply.

8.15.1 Samples

For tests on distribution arresters, test samples shall be complete arresters with duty-cycle voltage ratings of 9 kV to 12 kV. Connection wire shall not be larger than AWG # 12.

For tests on station and intermediate class arresters, test samples shall be complete arresters or prorated sections. The duty-cycle voltage rating of the prorated section shall be not less than 3 kV, but need not exceed 12 kV.

Five samples shall be tested, each of which shall be tested in all five selected time ranges (selected from the ranges listed in 8.15.3).

For a given type and design arrester, when various size blocks are used, the blocks selected for the TOV test section shall have the minimum material volume per MCOV.

8.15.2 Initial measurements

The following measurements shall be made on each sample at 20 °C ± 5 °C:

a) Power-frequency sparkover test (see 8.2), if applicable

b) Discharge voltage at the lightning impulse classifying current (see Table 6)

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.15.3 Procedure

Test procedures shall comply with Clause 7.

The arrester or prorated section shall be connected across a power supply having a frequency within the range of 48 Hz to 62 Hz. Nominal test frequency (50 Hz or 60 Hz) shall be stated with published data. The crest values of power-frequency voltage shall be measured at the arrester terminals during the overvoltage. The minimum measured crest value divided by √2 times V_C[11] is the per-unit value that shall be used for data display.

Test shall be made in still air at 20 °C ± 5 °C. The sample shall be heated for a time sufficient to obtain thermal equilibrium and shall be at 60 °C ± 5 °C, except for deadfront arresters, which shall be at 85 °C ± 5 °C, and liquid-immersed arresters, which shall be in mineral insulating oil meeting ASTM D3487-00 requirements at 120 °C ± 5 °C, when the test is initiated per 8.15.3.1.

TOV shall be applied to five test samples for each of five different time ranges. The time ranges shall be a), f), and any three of b), c), d), or e), where the ranges (in seconds) are as follows:

— 0.01 to 0.1

— 0.11 to 1.0

— 1.1 to 10

— 10.1 to 100

— 101 to 1000

— 1001 to 10 000

8.15.3.1 “No Prior Duty” test

Apply a power-frequency overvoltage in one of the time ranges per 8.15.3. Within 1 s after the overvoltage, apply recovery voltage[12] for a minimum of 30 min. Valve element temperature, resistive component of current, or power dissipation shall be monitored until the measured value is appreciably reduced (success) or a thermal runaway condition is evident (failure). Repeat the procedure for five samples, each to be tested in all five selected time ranges. The sample shall be allowed to stabilize at 60 °C ± 5 °C, except for deadfront arresters, which shall be at 85 °C ± 5 °C, and liquid-immersed arresters, which shall be in mineral insulating oil meeting ASTM D3487-00 at 120 °C ± 5 °C, before testing at each time range.

8.15.3.2 “Prior Duty” data

This requirement is applicable to station and intermediate class arresters only. The manufacturer shall publish TOV data for conditions of “prior duty” for each of the five time periods selected as described in 8.15.3. The data may be derived from tests or by calculation. The relevant prior duty is the energy in two transmission-line discharges under the conditions most severe for the design being tested and assuming no cooling between discharges. If prior duty testing is performed, the energy in two transmission-line discharges shall be applied in not less than 4000 μs nor more than 60 s, followed immediately by application of TOV. The energy associated with the two transmission-line discharges must be identified and referenced to the prior duty TOV curve on a kilojoule-per-kilovolt MCOV basis.

[11] V_C is defined in 7.2.2 as the MCOV of a prorated section.
[12] Recovery voltage of the prorated section is defined in 7.2.2.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.15.4 Evaluation

After the samples have been tested in each of the five selected time ranges and have been allowed to cool to 20 °C ± 5 °C, repeat the measurement in 8.15.2. A sample has passed when the following have occurred:

a) Sparkover (if applicable) has not changed more than 10%.

b) Discharge voltage has not changed more than 10%.

c) No physical damage is evident.

The manufacturer's published curve has been verified when all five samples have been tested at TOV voltages and corresponding durations that are equal to or greater than the values indicated on the curve, and all samples have passed the evaluation criteria. All test points shall be displayed on the curve.

8.16 Pressure-relief test for station and intermediate arresters

The purpose of the pressure-relief test is to demonstrate that arresters remain intact, or fall in a small area around the unit, for given fault currents during an end-of-life event. The fault-current levels range from a few hundred amperes to 65 000 A.

All station and intermediate arresters, except the liquid-immersed type, shall have pressure-relief capability and shall be tested in accordance with this standard.

Arresters shall be given a symmetrical rms high-current pressure-relief rating as determined by the tests described in 8.16.2.1. Arresters shall also be tested to demonstrate pressure relief capability for low levels of fault current.

8.16.1 Samples

Test samples for the high-current test shall be the highest voltage rating of a complete single arrester unit of a given type and design. Lower voltage units of the same type and design need not be tested unless the lower voltage units are required to withstand a higher current. The test on high-voltage arresters, comprising several individual units in series, need be made only on the highest voltage rating of an individual unit.

Test samples for the low-current test may be any voltage rating of a single unit of a given type and design.

The high-current and low-current tests shall be made on different samples of the same arrester type.

If used, the gaps of test samples may be reduced in spacing or shorted with a fuse wire. Valve elements shall be externally fused with a wire that follows the contour of the elements in close proximity to the surface. The fuse wire used for the high-current test shall melt within a time corresponding to 30 electrical degrees after current initiation.[13] The fuse wire for the low-current test may be of any convenient size [see item d) in 8.16.2.2].

The test sample shall be mounted to simulate service conditions. The upper end shall be terminated with the base of another unit of the same arrester design or the terminal cap, whichever is the more restrictive to pressure relief. The base of the test sample shall be mounted on a pedestal at least 300 mm (12 in) high. An enclosure, the height of the pedestal, shall concentrically encircle the sample. The diameter of the enclosure shall be equal to the sample diameter plus twice the sample height, with a minimum diameter of 1.8 m (6 ft).

[13] On the basis of a sine wave cycle at supply frequency.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.16.2 Procedure

General test procedures shall conform to Clause 7.

8.16.2.1 High-current

Several alternate procedures are given for demonstrating the compliance of arrester high-current pressure-relief venting with the rating class. The following general requirements apply to all of these procedures:

a) The test circuit power frequency shall be between 48 Hz and 62 Hz.

b) For intermediate arresters, the minimum test current duration shall be 0.2 s.

c) For station arresters with duty-cycle voltage ratings 3 kV through 72 kV, the minimum test current duration shall be 0.2 s.

d) For station arresters with duty-cycle voltage ratings above 72 kV, the minimum test current duration shall be 0.1 s.

e) The maximum time for the arrester to vent shall be 0.085 s.

f) The high test current shall be measured at the crest of the highest asymmetrical current loop while the current is through the arrester.[14]

The rms value of the asymmetrical current shall be determined in accordance with IEEE Std C37.09-1999.

8.16.2.1.1 Tests at full voltage

Tests at full voltage should be made whenever test facilities permit this test procedure.

a) The open-circuit voltage, ET, of the test circuit shall be not less than 77% of the voltage rating of the arrester tested.

b) The impedance of the test circuit shall be adjusted to produce not less than the symmetrical rms fault current of the pressure-relief rating of the arrester (see Table 13), with the arrester replaced by a bolted fault. The adjustment of the current shall be verified by measuring the symmetrical and completely asymmetrical short-circuit currents of the circuit. These currents shall be termed the prospective currents of the circuit. It is permissible to determine the prospective currents by making the bolted fault test with reduced excitation on the generator. (This reduces the duty on the test equipment.) The short-circuit currents and the open-circuit voltage, E_R, with the reduced excitation shall be measured. The prospective currents of the test circuit are the measured short-circuit currents multiplied by E_T/E_R.

c) The current shall be initiated as close as possible to voltage zero, with a permissible deviation from zero to 20 electrical degrees after the zero crossing of the wave.[15]

d) The X/R ratio of the test circuit, without the arrester connected, shall be at least 15. The ratio of the complete asymmetrical to the symmetrical rms currents for this X/R ratio is 1.55. This corresponds to a ratio of the crest asymmetrical current to the rms symmetrical current of 2.6.

e) The test on the arrester shall be made with the circuit adjusted in accordance with item a) through item d). Fault-current limitation by the arrester is permissible provided that other criteria for a successful test described in 8.16.3 are met. External flashover of the arrester as a result of pressure-relief venting is permissible at any time during the test.

[14] The current in an arc over the exterior of an arrester may be higher than the current through the arrester, for arresters that transfer the arc to the outside. An external arc does not contribute to pressure inside of an arrester; therefore, the current in the external arc is not a measure of test severity.
[15] On a basis of a sine wave cycle at supply frequency.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

Table 13—Pressure-relief test currents for station and intermediate arresters

Arresters	Symmetrical rms amperes	
	High current	Low current
Station arresters	40000–65000	600 ± 200
Intermediate arresters	16100	600 ± 200

NOTE 1—Test values for arresters with porcelain tops have not been standardized.

NOTE 2—For test currents above 40 kA, the values shall be in 5 kA increments.

8.16.2.1.2 Compensated tests at reduced voltage

Where test stations capable of making full-voltage tests on high-voltage arresters are not available, tests at less than full voltage are necessary. The compensated reduced-voltage tests are for those arresters that exhibit considerable arc resistance during fault-current flow through the arresters. Experience has shown that the resistance of arcs inside an arrester does not appreciably increase the impedance of the circuit and thereby limits the symmetrical current through the arrester. However, arc resistance can cause a considerable reduction in the X/R ratio of a circuit and thereby reduce the current asymmetry that can be obtained.

The general procedure in the compensated reduced-voltage test is to make a test on a rating that can be tested at full voltage to determine the current that will flow through the arrester. The test on the higher voltage rating is then made, adjusting the test circuit to obtain the same crest asymmetrical current, and not less than the same symmetrical current, through the low-voltage unit.

a) The arrester tested at full voltage shall be of the same type and design as the high-voltage arrester to be tested.

b) The procedure for the full-voltage test is the same as described in 8.16.2.1.1. In this case, it is imperative to obtain an oscillographic record of the current through the arrester.

c) The test on the high-voltage rating shall be made by adjusting the test circuit to obtain the same crest magnitude for the first current half-cycle as was obtained during the full-voltage test on the lower rating.

d) Test circuits adjusted to comply with item c) will often produce a higher symmetrical current through the high-voltage rating than was obtained during the full-voltage test on the lower rating. This higher symmetrical current may impose a more severe pressure-relief venting duty. It is permissible to synthetically reduce current, not less than 2.5 cycles after current initiation, to the symmetrical magnitude measured during the full-voltage test.

8.16.2.1.3 Reduced-voltage test

Some arrester designs having very low fault-arc resistance may be tested at reduced voltage with a fault current having crest asymmetrical and rms symmetrical values not less than the values specified in Table 13 and item d) of 8.16.2.1.1. If the circuit that produces the required asymmetrical current results in higher than required symmetrical value, the current may be synthetically reduced, not less than 2.5 cycles after initiation, to the required symmetrical value.

8.16.2.2 Low-current

The low-current pressure-relief test shall be conducted in accordance with the following on arresters of all high-current pressure-relief ratings. Because there are no variations in low-current rating, this value need not be indicated on the arrester nameplate.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

a) The test circuit power frequency shall be between 48 Hz and 62 Hz.

b) This test may be made at any test circuit voltage that will provide the current specified.

c) The rms current for the low-current test may be between the limits of 600 A ± 200 A rms. The current shall be the average for the duration of current flow.

d) The test current duration, measured from the time that the fuse wire melts, shall be until venting occurs. Maximum time to vent shall be 1 s.

e) Test current initiation may be at random with respect to the power-frequency voltage waves.

f) Any convenient value of X/R may be used for the low-current test circuit.

8.16.3 Evaluation

Conformance of the test sample with this standard shall be judged from the following:

a) The oscillograph recordings showing test current magnitude and duration

b) The evidence of the time at which venting occurred

c) The confinement of all components of the sample within the enclosure specified in 8.16.1

Fracture of the housing by thermal shock shall, in itself, not constitute a failure of the sample to pass the test.

8.17 Short-circuit test for porcelain-housed distribution arresters

The purpose of the short-circuit test is to demonstrate that porcelain-housed distribution arresters will withstand fault-current levels claimed by the arrester manufacturer.

All porcelain-housed distribution arresters for which a fault-current withstand rating is claimed shall be tested in accordance with this standard. General test procedures shall conform to Clause 7. Tests shall preferably be performed at full voltage (85% of duty-cycle voltage rating). In cases where test facilities do not permit full-voltage testing, the tests may be made at reduced voltage.

8.17.1 Samples

Test samples shall be the highest voltage rating of a complete single arrester unit of a given type and design. Lower voltage units of the same type and design need not be tested unless a higher current withstand capability is claimed for a lower voltage rating. The lower voltage rating shall then be tested at the current withstand capability claimed.

The test sample shall be prepared in one of two manners:

a) Full voltage (85% of duty-cycle voltage rating)

b) Reduced voltage

8.17.1.1 Sample preparation for tests at full voltage (85% of duty-cycle voltage rating)

If gaps are utilized, the gap structure may be shunted by a fuse wire, or each gap spacing be reduced so that the 60 Hz sparkover of the test sample shall be 50% or less of the test voltage. Each valve element shall be faulted (electrically punctured) to offer a minimum resistance to the power current or shall be externally fused. When faulted by electrical puncture, the puncture shall be visible at each end and extend the length of the valve element. When externally fused, the fuse wire shall follow the contour of the valve element

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

and be in close proximity to its surface. The fuse wire shall melt within 30 electrical degrees after current initiation.

When the test is made with surge initiation of fault current, the gap structure need not be modified. Each element of the test sample shall be modified by breaking away a section of the collar insulating material at least 6 mm (0.25 in) wide along the entire length of the valve element.

8.17.1.2 Sample preparation for tests at reduced voltage

When required to test at reduced voltage, gaps (if used) may be fused, or their spacing may be reduced so that their sparkover is below the test voltage. The valve element shall be externally fused. The fuse wire shall follow the contour of the valve element and be in close proximity to its surface. The fuse wire shall melt within 30 electrical degrees after current initiation.

8.17.1.3 Test sample mounting

The test sample shall be mounted to simulate normal service conditions. The arrester shall be centrally located above a circular enclosure 300 mm (12 in) high and 1.8 m (6 ft) in diameter. The bottom of the arrester shall be at a minimum height of 1.2 m (4 ft) from the top of the enclosure. For designs incorporating a disconnector, the ground lead size and attachment shall be in accordance with the manufacturer's published recommendations using the maximum size, stiffness, and shortest length.

8.17.2 Procedure

The following test procedure shall apply to all tests:

a) The test circuit power frequency shall be between 48 Hz and 62 Hz.

b) The open-circuit test voltage should not be less than 85% of the duty-cycle voltage rating of the arrester tested. Tests at reduced voltage shall apply when conducted at test facilities that do not have sufficient capacity to test at full 85% of rating. For reduced-voltage tests, the sample shall be prepared per 8.17.1.2.

c) The test current, whether the prospective current of the test circuit or the current through the test sample, shall be initiated close to voltage crest with a maximum permissible deviation of 10 electrical degrees on either side of crest.

d) The minimum test duration for the fault-current withstand claimed for the arrester shall be 0.1 s.

e) For tests at full 85% of duty-cycle voltage rating, the impedance of the test circuit shall be adjusted to produce not less than the symmetrical rms fault-current withstand claimed for the arrester with the test sample replaced by a bolted fault. This current shall be termed the prospective current of the circuit. For tests at less than 85% of duty-cycle voltage rating, the impedance of the test circuit shall be adjusted to produce through the sample not less than the symmetrical rms fault-current withstand claimed for the arrester.

f) For tests at full 85% of duty-cycle voltage rating, the arrester sample, as prepared in 8.17.1.1, shall be tested in the identical circuit used to determine the prospective current, but connected in place of the bolted fault. Where surge initiation is used, the surge shall be of sufficient magnitude to cause the modified valve elements to flashover, as indicated by the oscillographic record. The prospective current as determined in item e) shall be considered the test current. For tests at reduced voltage, using an arrester sample prepared as in 8.17.1.2, the test current shall be the actual current through the arrester as determined from oscillographic records.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.17.3 Evaluation

Conformance of the test sample with this standard shall be judged from the following:

a) The oscillographic recordings showing test current magnitude and duration

b) The confinement of all components of the sample within the enclosure specified in 8.17.1.3.

Fracture of the housing by thermal shock shall, in itself, not constitute a failure of the arrester to pass the test.

8.18 Short-circuit test for polymer-housed distribution arresters

The purpose of the short-circuit test is to verify that all polymer-housed distribution arresters have some level of fault-current withstand. The procedure does not specify the level that needs to be met, but prescribes the method for overloading the unit.

All polymer-housed distribution arrester designs shall have a manufacturer-claimed fault-current withstand capability and shall be tested in accordance with the procedures of this subclause to demonstrate the claimed capability. Tests shall be performed at three fault-current levels: high, intermediate, and low.

8.18.1 Samples

Test samples shall represent the longest mechanical section of the design.

Tests shall be made on samples that have been “prefaulted” by means of a fuse wire (see 8.18.1.1) and by overvoltage (see 8.18.1.2). High-current tests shall be performed on two “fuse-wire faulted” samples and two “overvoltage faulted” samples. Intermediate- and low-current tests shall each be performed on two “overvoltage faulted” samples.

8.18.1.1 Preparation of fuse-wire faulted samples

The valve elements and gaps, if used, shall be externally shorted by means of a fuse wire that follows the contour of the elements immediately adjacent to the surface of the elements. The size of the fuse wire shall be selected so that it will melt within a time corresponding to 30 electrical degrees after fault-current initiation. In all other respects, the samples shall be representative of normal production.

8.18.1.2 Preparation of overvoltage faulted samples

Samples representative of normal production shall be subjected to a voltage exceeding MCOV that will cause the valve elements to fail in a time of 5 min ± 3 min.

NOTE—Adjustment of the voltage to obtain an initial current density in the 5–10 mA/cm2 range will typically result in valve element failure in the prescribed time.

The short-circuit current of the voltage source may be less than or equal to 30 A. The originally applied voltage may be reduced, but to a level not less than MCOV, to cause the valve elements to fail in the specified time. The valve elements are considered to be failed when the voltage across the elements falls to below 10% of their MCOV.

8.18.1.3 Test sample mounting

The test samples shall be mounted vertically on an insulating crossarm, with the crossarm mounting bracket electrically isolated from the test circuit and from ground. The arrester shall be centrally located above a circular enclosure 300 mm (12 in) high and 1.8 m (6 ft) in diameter. Alternatively, a square enclosure 300 mm (12 in) high and 1.8 m (6 ft) wide may be used. The bottom of the arrester shall be at a minimum

Copyright © 2006 IEEE. All rights reserved.
--`,,```,,,,````-`-`,,`,,`,`,,`---
Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

height of 1.2 m (4 ft) from the top of the enclosure. For designs incorporating a disconnector, the ground lead size and attachment shall be in accordance with the manufacturer's published recommendations using the maximum size, stiffness, and shortest length. The line and ground lead shall be insulated to prevent arc movement along the lead and away from the test sample during the fault-current flow.

8.18.2 Procedure

Table 14 summarizes the test requirements.

Table 14—Mode-of-failure test parameters for polymer-housed distribution arresters

Test	High current		Intermediate current	Low current
Preparation method	Fuse wire	Overvoltage	Overvoltage	Overvoltage
Number of samples	2	2	2	2
Symmetrical rms current	Not less than maximum claimed	Not less than maximum claimed	0.5 ± 0.05 times maximum claimed	600 A ± 200 A
Minimum duration of current	0.2 s	0.2 s	0.2 s	1.0 s

The power frequency of the test circuit shall be between 48 Hz and 62 Hz.

8.18.2.1 High and intermediate currents

High- and intermediate-current tests may be performed at either full voltage or at reduced voltage. Different requirements apply to each.

8.18.2.1.1 Tests at full voltage

The open-circuit voltage of the short-circuit power source shall be not less than the MCOV of the test sample.

A test to determine the prospective fault current shall be performed with the test sample replaced by a solid link of negligible impedance.

For the high-current tests, the X/R ratio of the test circuit shall be at least 15. The ratio of the complete asymmetrical to the symmetrical rms currents for this X/R ratio is 1.55, corresponding to a ratio of crest asymmetrical to rms symmetrical current of 2.6. The impedance of the test circuit and the timing of the fault closing shall be adjusted to produce the symmetrical rms fault current appropriate for the test being conducted (see Table 14). The magnitude and asymmetry of the current shall be confirmed by oscillographic measurement.

For the intermediate-current tests, no asymmetry is required. It is necessary only that the symmetrical rms fault current be within the range specified in Table 14. This shall be confirmed with oscillographic measurement.

Tests on arrester samples shall be made with the circuit and timing adjusted as prescribed above. Overvoltage faulted samples shall be tested between 3 min and 5 min after completion of the prefault preparation (see 8.18.1.2).

The prospective fault current, established as described above, is used to determine the claimable capability of the arrester. Fault-current limitation by the test sample is permissible provided that other criteria for a successful test described in 8.18.3 are met.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.18.2.1.2 Tests at reduced voltage

Reduced-voltage tests are typically performed in cases where the capabilities of the testing station are not sufficient to perform tests at full voltage on the longest mechanical unit of a given arrester type and design. Requirements for reduced-voltage testing are described in as "noncompensated." For the high fault-current tests only, requiring current asymmetry, an alternative "compensated" test may be performed.

a) Noncompensated tests (high and intermediate fault-current levels). Current through the arrester sample during the fault-current test is used to determine the claimable capability of the arrester. The fault current shall be measured by oscillographic means.

   For the high-current tests, the impedance of the test circuit shall be adjusted so that the following occur:

   1) The symmetrical rms current meets the requirements of Table 14 appropriate for the test being conducted.

   2) The crest of the first half-cycle of current is not less than 2.6 times the symmetrical rms current.

   3) The asymmetrical value of the first half-cycle of current is not less than 1.55 times the symmetrical rms current. If the circuit that produces the required asymmetrical current results in higher than the required symmetrical value, current may be synthetically reduced, not less than 2.5 cycles after initiation, to the required symmetrical value.

   For the intermediate-current tests, no asymmetry is required. It is necessary only that the symmetrical rms current through the arrester be within the range specified in Table 14.

   Overvoltage faulted samples shall be tested between 3 min and 5 min after completion of the prefault preparation (see 8.18.1.2).

   The circuit test voltage may be any level for which the above requirements are met.

b) Compensated tests (high fault current only). The general procedure for compensated tests at reduced voltage is to first make a test on a shorter unit that can be tested at its full voltage to determine the current that will flow through the arrester. The test on the longest mechanical unit is then made, adjusting the test circuit to obtain the same asymmetrical current, and not less than the same symmetrical current, as that obtained on the test of the shorter unit. The following conditions shall apply:

   1) The arrester unit tested at its full voltage shall be of the same type and design as the higher voltage arrester that is tested at the reduced voltage.

   2) The procedure for the test on the shorter unit is the same as described in 8.18.2.1 for the high-current tests.

   3) The test on the longer unit shall be made by adjusting the test circuit to obtain a crest magnitude for the first half-cycle of the current at least equal to that obtained during the test on the shorter unit.

   Tests circuits adjusted to comply with condition 3) will often produce a higher symmetrical current through the longer unit than was obtained during the test on the shorter unit. In such a case, the current may be synthetically reduced, not less than 2.5 cycles after initiation, to the required symmetrical value.

   Overvoltage faulted samples shall be tested between 3 min and 5 min after completion of the prefault preparation (see 8.18.1.2).

--`,,```,,,,````-`-`,,`,,`,`,,`---Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS Not for Resale

8.18.2.2 Low current

The tests may be made at any test circuit voltage that will provide the specified current (see Table 14). Test current initiation may be at random with respect to the power-frequency voltage wave. Any convenient *X*/*R* ratio may be used for the test circuit.

8.18.3 Evaluation

Any flame established during the test on the test samples or on any ejected parts of the arresters falling within the enclosure shall self-extinguish within 2 min after the test.

Parts or fragments are permitted to fall outside the enclosure provided they meet the following criteria:

a) There shall be no visible flame on any part or fragment.

b) Parts or fragments weighing more than 10 g must be flexible.

Structural failure of the test samples is permitted provided the criteria above are satisfied.

8.19 Failure mode test for liquid-immersed arresters

The purpose of the failure mode test is to verify that all liquid-immersed arresters either fail in an open-circuit mode or in a short-circuit mode, as claimed by the arrester manufacturer.

Valve-type liquid-immersed arresters may be designated as either fail-open or fail-short types, and they must be tested in accordance with this standard. General test procedures shall conform to Clause 7. The fail-open current rating is the fault-current level above which the arrester is claimed to evolve into an open circuit upon failure. The fail-short current rating is the fault-current level below which the arrester is claimed to evolve into a short circuit upon failure. It is recognized that a fail-open type arrester will not always fail in an open-circuit mode for available fault currents below its fail-open current rating and that a fail-short type arrester will not always fail in a short-circuit mode for available fault currents above its fail-short current rating.

NOTE—Fail open does not imply that the arrester is self-protecting. All arrester failures initiate short-circuit current that must be interrupted by an overcurrent protective device. After fault clearing, the fail-open arrester allows re-energization of the device (with, of course, no overvoltage protection).

8.19.1 Samples

Test samples shall be the lowest and highest voltage ratings of a complete single arrester unit for a given type and design for which a failure mode current rating is claimed. Three samples of each rating (lowest and highest) shall be tested. The tests shall be considered to substantiate conformance to this standard of an intermediate voltage rating of the same type and design.

8.19.1.1 Sample preparation

The test samples shall be modified in the following manner. The valve elements shall be faulted (electrically punctured) to offer low resistance to power-frequency current. This shall be done on all valve elements simultaneously in the assembled arrester. The valve elements must be faulted in a circuit with an available current of not less than 2 A rms and not more than 10 A rms. A sufficiently high voltage shall be applied to fail the valve elements within a period of not more than 5 min. Failure is denoted by a rapid increase in the conducted current from a fairly low but steadily increasing value to the full available current of the circuit. This current shall be permitted to flow through the valve elements for 1 min after the failure is detected.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.19.1.2 Sample mounting

The test samples shall be mounted in the position as intended to be mounted in service. The arrester under test shall be immersed in mineral oil, meeting ASTM D3487-00 requirements, in a container that is sufficiently large that it does not become involved in arcing activity.

8.19.2 Procedure

The following general requirements apply to both fail-open and fail-short types of arresters:

a) The test circuit power frequency shall be between 48 Hz and 62 Hz.

b) The test current shall be initiated at an instant when the voltage crest is 80% or more of its crest value.

c) The test current duration shall be nominally 0.2 s with a maximum deviation of 0.04 s from this nominal value.

d) The failure-mode current shall be the current that actually flows through the test sample. The fail-open current shall be the highest value measured while current is flowing through the arrester. The fail-short current shall be the lowest value measured while current is flowing through the arrester.

8.19.2.1 Test for fail-open mode

The impedance of the test circuit shall be adjusted to produce through the sample not more than the fail-open current rating of the arrester.

8.19.2.2 Test for fail-short mode

The impedance of the test circuit shall be adjusted to produce through the sample not less than the fail-short current rating of the arrester.

8.19.3 Evaluation

Conformance of the test samples with this standard shall be judged by the following:

a) The oscillographic recordings showing test current magnitude and duration.

b) The results of a voltage withstand test following the test of 8.19.2.1 or 8.19.2.2. The samples shall be tested in a circuit with limited but known available current at a voltage not less than MCOV for a period of 1 min, during which time no current flows in the case of a fail-open type arrester or available current flows in the case of a fail-short type arrester.

c) The visual evidence of damage or deterioration of the samples after the test.

All three tested samples at each of the voltage ratings must meet the requirements of this subclause.

8.20 Deadfront arrester failure mode test

The purpose of the deadfront arrester failure mode test is to verify that valve elements are not ejected through the body of the arrester, but are either contained or ejected in a controlled manner from the bottom of the arrester.

To demonstrate this capability, the deadfront arrester shall be tested in accordance with this standard.

--`,,```,,,,````-`-`,,`,,`,`,,`---

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.20.1 Samples

Test samples shall be the highest voltage rating of complete arrester units of a given type and design. Three samples shall be tested per fault current. These tests shall be considered to substantiate conformance to this standard of lower voltage ratings of the same type and design.

8.20.1.1 Sample mounting

The test sample shall be mounted on a standard load-break interface to simulate normal service conditions.

8.20.2 Procedure

This test procedure shall apply the following:

a) The test circuit power frequency shall be between 48 Hz and 62 Hz.

b) The open-circuit test voltage applied to the prefaulted deadfront arrester shall not be less than MCOV rating of the deadfront arrester tested.

c) To electrically fail the arrester, higher than rated voltage shall be applied to the arrester with a low-current source (potential transformer) until the current increased to the source short-circuit current level indicating failure of the valve elements.

d) The open-circuit test voltage shall then be applied to the faulted samples within 5 min of the prefault mode. Three deadfront arresters shall be tested with fault current of 500 A rms for a minimum duration of 0.3 s (20 cycles), and three more deadfront arresters shall be tested at a fault current of 10 000 A rms for a minimum duration of 0.17 s (10 cycles).

8.20.3 Evaluation

Conformance of the test samples with this standard shall be judged from oscillographic recordings showing test current magnitude and duration. Fracture of the housing with the valve elements ejected through the body shall constitute failure of the arrester to pass the test. Ejection of the valve elements with the release of the grounded bottom cap is considered acceptable.

8.21 Distribution arrester disconnector test

The purpose of the distribution arrester disconnector test is to verify that the disconnector of an arrester can withstand standard lightning and switching surges without operating. The test also demonstrates that the disconnector will perform according to the time-current characteristic published by the arrester manufacturer.

This test shall be conducted on disconnectors that are designed as an integral part of the arrester, as an attachment to the arrester, or as an accessory for insertion into the line or ground lead. The test shall be made on arresters that are fitted with arrester disconnectors or on the disconnector assembly alone if its design is such that it will be unaffected by the heating of adjacent parts of the arrester in its normally installed position.

8.21.1 Samples

Test samples shall be assembled disconnectors of the type used on the design and type of arrester being tested.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.21.1.1 Sample preparation

For tests on disconnectors that are affected by the internal heating of the associated arresters, the nonlinear resistors and series gaps of the arrester shall be bypassed with a bare copper wire 0.08 mm to 0.13 mm (0.003 in to 0.005 in) in diameter in order to start the internal arcing.

For tests on disconnectors that are unaffected by the internal heating of the associated arresters, the arrester, if it is used for mounting the disconnector, shall have its nonlinear resistors and series gaps shunted or replaced by a conductor of sufficient size so that it will not be melted during the test. If convenient, it is permissible to conduct this test with the disconnector separated from the arrester and mounted in an appropriate fixture.

8.21.1.2 Sample mounting

The test sample shall be mounted and connected in accordance with the manufacturer's published recommendations, using a connecting lead of the maximum recommended size and stiffness and the shortest recommended length. In the absence of published recommendations, the conductor shall be hard-drawn bare copper, approximately 5 mm (0.2 in) in diameter and 300 mm (12 in) long, arranged to allow freedom of movement of the disconnector when it operates.

8.21.2 Procedure

General test procedure shall conform to Clause 7.

8.21.2.1 Discharge-current and duty-cycle tests

In the case of built-in disconnectors, discharge-current and duty-cycle tests will be made at the same time as the tests on the arrester. In the case of disconnectors that are designed for attachment to an arrester or for insertion into the line or ground lead as an accessory, the discharge-current tests may be made separately or in conjunction with tests on the arrester samples. To simulate the duty-cycle test, it may be necessary to test the disconnector in series with a specific arrester. Three disconnector samples shall withstand, without operating, each of the following distribution arrester tests, with new samples being used for each different test:

a) High-current short-duration test (8.12)

b) Low-current long-duration test (8.13.2)

c) Duty-cycle test (8.14)

8.21.2.2 Contamination tests

For any disconnector incorporated in an arrester or intended for attachment to a specific arrester design, the contamination test (see 8.8) shall be repeated on a sample with the mounting bracket disconnected from ground so that all external arrester surface leakage current flows through or across the disconnector to its ground terminal. The disconnector shall withstand this test without operating.

8.21.2.3 Time-current characteristic test

An operation test shall be made on arrester disconnectors to determine a time-current characteristic; that is, the relation between the time in seconds and the current in rms symmetrical amperes required to cause the disconnector to operate. It is permissible for the actual operation of the disconnector to occur after the current has ceased.

Data for the time-current curve shall be obtained at a minimum of four different levels: 20 A, 80 A, 200 A, and 800 A rms, ± 20%.

--`,,```,,,,````-`-`,,`,,`,`,,`---

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.21.2.3.1 Test circuit and conditions

The 60 Hz test voltage shall be any convenient value that is sufficient to maintain the required current level in the arc over the arrester elements and to cause and maintain the arcing of any gaps upon which operation of the disconnector depends. The circuit initiation shall be timed to produce approximately symmetrical current.

Because the disconnector is not a fault-clearing device, the test circuits shall include devices with interrupting capabilities.

NOTE—One method of preparing the test circuit is to first adjust the parameters of the test circuit with the test sample shunted by a link of negligible impedance to produce the required value of current. A closing switch can be timed to close the circuit within a time corresponding to a few degrees of voltage crest to produce approximately symmetrical current. An opening device such as a fuse or switch may be used with provision for adjusting the duration of current through the test sample. After the test circuit parameters have been adjusted, the link shunting the test sample should then be removed.

8.21.2.3.2 Tests for operation and plotting of time-current characteristics

For disconnectors that operate without an appreciable time delay, the current shall be maintained at the required level until operation of the disconnector occurs. At least five new samples that have not previously been subjected to any other test shall be tested at each of the four current levels. The rms value of current through each test sample and the duration to the first movement of the disconnector shall be plotted, using time and current as coordinates. The time-current characteristic curve shall be drawn through the maximum test points.

For disconnectors that operate with an appreciable time delay, the time-current characteristic test may be made by subjecting test samples to controlled durations of current flow at each of the required levels to determine the minimum duration that will consistently result in the operation of the disconnector. Operation of the disconnector shall occur in five tests out of five trials or, if one disconnector fails to operate, five additional tests at the same current level and duration shall result in five disconnector operations. The rms value of current through the test sample and the applied time duration that will result in operation subsequent to termination of the current shall be plotted, using time and current as coordinates. The time-current characteristic curve shall be drawn through the established test points.

For each disconnector type tested, there shall be clear evidence of effective and permanent disconnection by the device of the associated line or ground lead. If there is any question of this, a power-frequency voltage equal of 1.2 times the MCOV rating of the highest rated arrester with which the disconnector is designed to be used shall be applied for 1 min without current flow in excess of 1 mA rms.

8.21.3 Evaluation

At each value of time, the established characteristic curve shall have a current value that is equal to or greater than that shown in manufacturer's published data.

8.22 Maximum design cantilever load (MDCL) and moisture ingress test for polymer-housed arresters

The purpose of the MDCL and moisture ingress test is to verify that the electrical and mechanical integrity of polymer-housed arresters is not compromised under significant thermal, mechanical, and environmental stresses up to the claimed limits.

--`,,```,,,,````-`-`,,`,,`,`,,`---

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.22.1 Samples

Test samples shall include all components integral to the seal design. One of each combination of housing design and end fitting design shall be tested. The length of each test sample shall be at least the lesser of the following:

— The longest mechanical unit of the arrester

— Four times the outside diameter of the housing at the point it enters the end fitting

If arresters have individual mechanical units connected in parallel, the test sample shall contain the same number of parallel units in the same geometric arrangement as in the complete arrester and with the same interconnection fittings between units as in the complete arrester. In this case, the length of the test sample shall be at least the lesser of the following:

— The longest mechanical unit of the arrester

— Four times the diameter of a circle circumscribing the paralleled units at the section base

If the arrester cross-sectional profile at the bottom flange is other than circular, an equivalent diameter shall be defined as the diameter of a circumscribed circle at the bottom flange of the test sample as shown in Figure 3.




Figure 3— Examples of determination of equivalent diameter for noncircular cross sections

The same sample of arrester shall be submitted to various mechanical and climatic stresses described in subsequent subclauses.

8.22.2 Initial measurements

The following initial measurements shall be made on the sample tested:

a) Resistive part of the continuous current or power loss, measured at a value in the range between 80% to 100% of MCOV of the test sample. Record the ambient temperature at the time of this measurement.

b) Discharge voltage at a discharge current not less than 0.01 times the nominal discharge current defined in Table 6.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.22.3 Procedure

The test shall consist of terminal torque and thermomechanical preconditioning, followed by water immersion.

8.22.3.1 Terminal torque preconditioning

The arrester terminal torque specified by the manufacturer shall be applied to the test sample for a duration of 30 s.

8.22.3.2 Thermomechanical preconditioning

Thermomechanical preconditioning shall be performed as follows:

a) Secure one end fitting of the test sample to the floor or to a rigid platform within an environmental chamber. Identify a point on the top end fitting that is at the highest point on the sample, and reference this point as (0, 0) in the horizontal plane.

   If the arrester has circular symmetry, select any radial direction for the first application of test load (referenced as 0^o, corresponding to load direction 1 in Figure 4) to the upper end of the test sample. If the sample does not have cylindrical symmetry, the 0^o load direction shall be the direction that gives rise to the maximum mechanical stress.

b) Apply cantilever test load during temperature cycling in air for a total of 96 h, according to Figure 4 and Figure 5.

   The cantilever test load shall be the load corresponding to the maximum continuous bending moment defined by the manufacturer.

   NOTE—In the event that the same combination of housing and end fitting design is used at more than one location in the arrester being evaluated, it is necessary to test only the highest determined loading for that combination. As an example, Figure 6 indicates how to determine moments to be reproduced for evaluation of a three-unit arrester.

   The thermal variations consist of two 48 h cycles of heating and cooling as described in Figure 4. The time at each of the temperature extremes (two hot and two cold) shall be at least 16 h.

   The direction of the mechanical load shall change every 24 h as defined in Figure 5. The maximum deflection from the reference point of (0,0) of the upper end of the sample shall be measured and recorded for each of the 24 h periods.

   The test may be interrupted for maintenance for a total duration of 4 h and restarted after such interruptions; the cycle shall remain valid.

c) Within 24 h of the conclusion of the thermocycling in step b), the arrester shall be submitted to a permanent mechanical load in the four directions as referenced in Figure 4 at ambient air temperature. Upon each load application, note the location of the reference point on the top end fitting identified in step a), and record the amount of deflection from its initial location.

d) At the conclusion of step c), record any permanent deflection of the reference point from its initial location.

e) Repeat step a) through step d) for each different combination of housing and end fitting design, with the test load modified to obtain the required moment at the secured lower end fitting.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale




Figure 4—Load (top) and temperature (bottom) variation with time

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale




Figure 5—Load directions for temperature cycle of Figure 4

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale




Figure 6—Example of determining moment to reproduce in test for evaluation of a multi-unit arrester

8.22.3.3 Water immersion test

Test samples shall be subjected to either of the following equivalent methods:

a) The arrester (or all individual units) shall be kept immersed in vigorously boiling water with 1 kg/m^3 of NaCl, for 42 h.

b) The arrester (or all individual units) shall be kept immersed in water with 1 kg/m^3 of NaCl, at a temperature not less than 80 ^{o}C for 168 h (i.e., one week).

The prescribed 1 kg/m^3 of NaCl refers to the characteristic of the water at the beginning of the period of immersion.

At the end of the selected immersion period, the arrester shall remain immersed until the water cools to 50 ^{o}C ± 5 ^{o}C, and the water shall be maintained within this temperature range until verification tests can be performed. Verification tests shall be completed within 8 h of removal of the sample from the water. Upon removal of the sample from the water, the surfaces of the sample shall be washed in clean water, and the samples shall be allowed to cool to ambient temperature.

8.22.4 Evaluation

The design shall be considered adequate if the following occur:

a) The resistive part of the continuous current or power loss measured at MCOV, at an ambient temperature that does not deviate more than 3 ^{o}C from that of the initial measurement, has not increased by more than 20% from the initial measurement.

b) The residual voltage at the same discharge current as that used in 8.22.2 has not deviated from the initial measurement by more than 5%.

c) Oscillograms of both voltage and current do not reveal any breakdown.

d) PD measured at 1.05 times MCOV does not exceed 10 pC.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

8.23 Ultimate mechanical strength-static (UMS-static) test for porcelain-housed arresters

The purpose of the UMS-static test is to verify the arrester manufacturer's published cantilever strength design limit for porcelain-housed arresters under specified conditions.

8.23.1 Samples

Test samples shall be individual porcelain housings with end fittings assembled as in the complete arrester. Three housings shall be tested. For multi-unit arresters having identical porcelain cross sections and attached mounting hardware, only the longest lower unit needs to be tested. For multi-unit surge arresters having differing porcelain and hardware, the longest housing assembly of each porcelain-hardware configuration shall be tested.

8.23.2 Procedure

Tests shall be made with the test sample adequately secured to the testing machine. The load shall be applied perpendicularly to the axis of the test sample at the specified point of application. Specifically, the load will be applied as follows:

a) Toward and away from pressure relief vents

b) Toward and away from one of the mounting bolt holes

In demonstrating stack ratings, the equivalent lever arm may be obtained by bolting a bar or pipe of appropriate length and thickness to the test sample to obtain correct moment without distorting or bending the pipe.

8.23.3 Evaluation

Failure of the average strength of the three samples to meet the specified cantilever strength shall constitute failure to meet the requirement. It is to be noted that normally these products are worked to 40% of the minimum breaking strength.

9. Conformance tests

Conformance tests as defined in Clause 3 shall consist of the tests described in 9.1 through 9.4.

9.1 Power-frequency sparkover test

The power-frequency sparkover test applies only to gapped arrester designs and shall be made in accordance with 8.2, except that the test shall be made dry only.

The test shall be made on the complete arrester unless the arrester consists of a series of complete arrester units, when it may be made on the individual units.

9.2 Front-of-wave impulse protective level

The front-of-wave impulse protective level test applies only to gapped arrester designs and shall be made in accordance with 8.4.2.1.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

9.3 Discharge-voltage test

The discharge-voltage shall be determined as described in 8.3.2.1 using a discharge current of 8/20 wave shape with crest amplitude of not less than 1500 A. Where the option of part testing rather than tests on the complete arrester is chosen, all test waves shall have the same nominal crest and waveform within the tolerance limits of 7.4. The test shall be made utilizing any of the following options:

a) Tests on the complete arrester

b) Tests on each individual unit of the arrester

c) Tests on all of a number of unhoused prorated sections, not necessarily of the same rating, that have been assembled from the interior gap and valve elements so that

   1) All elements have been used.

   2) No element is used in more than one of the prorated sections.

For option b) or option c), arrester discharge voltage is the arithmetic sum of the individual measurements. Oscillograms shall be made of the discharge currents and voltages.

9.4 RIV test

The test shall be made in accordance with 8.10.

10. Construction

10.1 Identification data

The type and identification number shall identify the design or construction of the complete arrester. Any change in operating characteristics, design, or construction that is likely to affect the arrester application or performance shall be accompanied by a change in identification. The following minimum information shall be firmly attached to or made an integral part of each arrester:

a) Arrester classification

b) Manufacturer’s name or trademark

c) Manufacturer’s type and identification number

d) Duty-cycle voltage rating of the arrester

e) MCOV rating of the arrester

f) Setting of the external series gap, if used

g) Year of manufacture

h) For intermediate and station arresters, excluding liquid-immersed type, the pressure-relief rating in amperes

10.2 Standard mountings

This subclause does not apply to liquid-immersed and deadfront arresters.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

10.2.1 Station and intermediate arresters

Standard mountings shall be provided so that

a) Arresters with duty-cycle voltage ratings of 100 kV or less shall not require bracing; however, arresters with duty-cycle voltage ratings higher than 100 kV may require bracing.

b) Arresters shall have provision for bolting to a flat surface.

c) When required, arresters shall have provision for suspension mounting.

10.2.2 Distribution arresters

Distribution arresters shall be designed so that they may be mounted in the mounting bracket described in ANSI Std C37.42-1996.

10.3 Iron and steel parts

Exposed iron and steel parts, excepting threaded parts 6 mm (0.25 in) and smaller, shall be coated with zinc or a material having equivalent protection against atmospheric corrosion. If coated by the hot dip galvanizing method, the coating shall be in accordance with ASTM A153/153M-04.

10.4 Terminal connections

Terminal connections, excluding liquid-immersed and deadfront arresters, shall be provided as described in 10.4.1 and 10.4.2.

10.4.1 Station and intermediate class arresters

Station and intermediate arresters shall be provided with solderless clamp-type line and ground terminals capable of securely clamping conductor diameters of 6 mm to 20 mm (0.25 in to 0.75 in). Line terminals shall provide horizontal or vertical conductor entrance and ground terminals for horizontal conductor entrance only. The terminals and terminal pads for station class arresters except those with porcelain tops shall have two, three, or four holes to accommodate 0.5 in bolts, with holes spaced on 4.5 cm (1.75 in) centers arranged in a line, a right angle, or a square for the two, three, or four holes, respectively.

10.4.2 Distribution arresters

Distribution arresters shall be provided with either terminals or flexible insulated leads for line or ground connections. When terminal connectors are provided, unless otherwise specified, they shall be solderless clamp-type terminals capable of securely clamping conductor sizes from AWG #6, solid to AWG #2, stranded 4.1 mm to 7.2 mm (0.162 in to 0.283 in) in diameter. When flexible line or ground leads are provided, unless otherwise specified, they shall be 455 mm ± 25 mm (18 in ± 1 in) long and shall have a current-carrying capability equal to or greater than that of AWG #6 solid copper.

10.5 Housing leakage distance

Intermediate and station arresters, excluding liquid-immersed type, with duty-cycle voltage ratings of 54 kV and above, shall have a minimum external leakage distance of 25.4 mm (1 in) for each 1 kV rms of duty-cycle voltage rating.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

11. Protective characteristics

For the protective characteristics of arresters conforming to this standard, it is recommended that reference be made to the manufacturer's published information.

12. Certification test procedures for arresters applied to unit substations[16]

12.1 General

The purpose of this subclause is to explicitly state

a) Test and evaluation procedures

b) Monitoring and retest timing, which is required for certification of arresters with voltage ratings (duty cycle) from 3 kV to 36 kV

Tests shall be run on three samples or prorated sections that are 3 kV or greater, but need not exceed 12 kV voltage rating.

12.2 Tests

Certification tests shall consist of the following:

a) Discharge voltage

b) Duty-cycle tests

c) High-current short-duration test

12.2.1 Discharge voltage

Test using the general principles of 8.3 at the single current level listed on Table 15. Compare the measured maximum voltage obtained to the manufacturer's published values. An individual sample has passed the test if the measured voltage is not greater than the appropriate published value.

The test results shall be evaluated as per 12.3.

Table 15—Test currents

Arrester class	Test current (kA)
Distribution heavy duty	10
Distribution normal duty	5
Distribution light duty	5
Intermediate	5
Station	10

[16] Certification tests are not required if the arresters are purchased by and used under the exclusive control of electric utilities.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

12.2.2 Duty-cycle tests

Determine elevated voltage factors per 8.5.2.2; then test and evaluate individual samples in accordance with 8.14. Evaluate overall design performance per 12.3.

12.2.3 High-current short-duration test

Test and evaluate individual samples in accordance with 8.12. Evaluate overall design performance per 12.3.

12.3 Evaluation procedure

Evaluation shall be on a three-and-three basis as follows:

a) If all samples pass, the design has passed.

b) If two or more samples fail, the design has failed.

c) If one sample fails, test three more.

   1) If all three samples pass, the design has passed.

   2) If one or more samples fail, the design has failed.

12.4 Certification

The design shall be certified if the following occurs:

a) The design passes tests per 12.2 and 12.3.

b) Manufacturer's typical test data and certification are available for those design tests (per Clause 8) that were not specifically checked in 12.2 and 12.3.

12.5 Production monitoring and product retest requirements

12.5.1 General

Subsequent to certification of an arrester in accordance with this procedure, production units shall be monitored, and there shall be periodic retesting to demonstrate that certified performance capability is maintained.

12.5.2 Production monitoring

Monitoring of production units shall be done quarterly or at shorter intervals, at the discretion of the certifying agency, to verify that production tests and the product design conform to those in effect at the time the design was certified.

12.5.3 Product retest requirements

For each arrester class, retesting shall be initiated at the end of specific periods measured from time of certification. The periods are defined per Table 16 by elapsed time intervals or by the total number of units of each class produced in the 3–36 kV duty-cycle voltage range, whichever comes first. Even if the number of units produced exceeds the number listed in Table 16, retest series shall not be required less than 24 months after prior tests.

--`,,```,,,,````-`-`,,`,,`,`,,`---

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

The tests to be performed at the end of each period are specified by subclause number in Table 16.

Table 16—Retest series

Arrester class	Units	Years	Test required
Distribution	500 000	5	12.2.1
	1 300 000	10	12.2.2, 12.2.3
Intermediate	40 000	5	12.2.1
	107 000	10	12.2.2, 12.2.3
Station	36 000	5	12.2.1
	96 000	10	12.2.2, 12.2.3

13. Routine tests

The following tests shall be applied to 100% of production output except where otherwise specified. These tests do not apply to arresters rated below 1000 V.

13.1 Current sharing test

For arresters consisting of two or more parallel columns of valve elements, measurements shall be made to confirm that the columns share "critical discharge" current within tolerances specified by the manufacturer. Critical discharge current is the current associated with the highest energy discharge that the arrester would sustain in its application, as specified by the user. In the absence of a user-specified current, the critical discharge current shall be either of the following:

a) The switching surge classifying current for station and intermediate class arresters with duty-cycle voltage ratings of 54 kV and above or

b) The lightning impulse classifying current for all other arresters

Measurements shall be made on each connected section in the arrester. A connected section is any section of the arrester in which there exists common electrical connections at the top and the bottom of the parallel columns, with no common electrical connection at an intermediate point. If the columns in a connected section each contain more than one valve element (i.e., the parallel columns consist of a number of "layers" of valve elements), measurements may be made on each individual layer, which together make up the connected section.

Measurements may be either current or voltage according to requirements described in 13.1.1 and 13.1.2.

13.1.1 Current measurements

The connected sections or valve element layers shall be subjected to a discharge current of any convenient wave shape having a magnitude of 0.5 to 2 times the critical discharge current. The difference between the currents of any two columns shall not exceed the limit specified by the manufacturer. (For connected sections having more than two columns, the test may be performed on pairs or other subdivisions of the total number of columns, with appropriately adjusted current levels, provided that the current division in all possible pairs of columns can be determined.)

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

13.1.2 Voltage measurements

Discharge voltages shall be determined for each column in the connected section by measurement of discharge voltage on each column or on individual valve elements within the column. Voltages shall be measured for a discharge current of any convenient wave shape having a magnitude of 0.5/N to 2/N times the critical discharge current, where N is the number of columns in the connected section. The highest and lowest column discharge voltages, V_{max} and V_{min}, taking into account measurement accuracy, shall be such that

$$V_{\max}/V_{\min} \leq S^{1/\alpha}$$

where

S is the manufacturer's specified maximum ratio of currents between any two columns
α is the maximum nonlinear exponent of the valve elements in the current range specified above

13.2 Discharge-voltage test

The discharge-voltage test shall be applied to individual elements, sections, or complete arresters. The discharge voltage, when corrected for inductive component effects, shall not exceed the maximum or be less than the minimum values specified by the manufacturer. The current magnitude shall be in the range of 0.1 to 2 times the lightning impulse classifying current. The wave shape shall be from 4/10 to 8/20. When the classifying current or wave shape is not used, the manufacturer shall provide the information on the derivation method used to calculate the voltage levels.

13.3 PD test

The PD test applies to all arresters except liquid-immersed. The test shall be conducted on complete arresters or arrester units. Power-frequency voltage shall be raised to the duty-cycle voltage rating of the arrester or unit, held for not less than 2 s, and then lowered to 1.05 times the MCOV of the arrester or unit. The PD shall be measured with equipment and general methods that are in accordance with IEEE Std 454-1973 (Reaff 1979). The measured PD shall not exceed 10 pC.

13.4 Seal test

The seal test does not apply to liquid-immersed arresters or to polymer-housed arresters that retain less than 10% of their volume in the form of gas. The arrester shall be tested to verify that the environmental seal meets the manufacturer's specifications.

Acceptable methods are as follow:

a) Vacuum over water
b) Helium-mass spectrometer
c) Pressure or vacuum decay
d) Halogen detection

Copyright © 2006 IEEE. All rights reserved.
--`,,```,,,,````-`-`,,`,,`,`,,`---
Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

13.5 Power-frequency test

The power-frequency test shall be performed on completely assembled arresters or arrester units. For distribution arresters, the power-frequency voltage applied must be at least 1.25 × MCOV. For intermediate and station arresters, the test voltage must be at least 1.20 × MCOV. The measured values of resistive current or power loss shall not exceed the manufacturer's specified limits. The voltage shall be applied for a minimum of 1 s, but need not exceed 30 s.[17]

13.6 Power-frequency sparkover

The power-frequency sparkover test applies only to gapped arrester designs that utilize grading currents of less than 1.0 A to cause power-frequency sparkover. This test shall be performed on completely assembled arresters or arrester units. The arrester sparkover must meet the manufacturer's specifications.

[17] Users should consult the manufacturer before exceeding 30 s.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

Annex A

(informative)

Basis for accelerated aging procedure

Based on Arrhenius life tests of metal-oxide block designs that increase in power loss with time, the following statements apply:

a) 40 °C is a conservative weighted average use temperature for all arresters except liquid-immersed and deadfront arresters.

b) The block aging process is accelerated by elevated temperature.

c) The temperature acceleration rate is reasonably estimated by an acceleration factor AFT.

where

$$AF_T = 2.5^{(\Delta T)/(10)} \quad \text{(A.1)}$$

where

ΔT is the difference between test temperature and weighted average use temperature

The weighted average use temperature is chosen to be the continuous maximum ambient temperature in the general vicinity of the arrester as indicated in 4.1.1. Weighted average use temperature and accelerated aging tests are indicated in Table A.1.

Table A.1—Use conditions and test duration

Use	Continuous use temperature (°C)	Test time hours (at 115 °C test temperature)
Liquid-Immersed	95	7000
Deadfront	65	2000
All others	40	1000

As an illustration of the use of formula in Equation (A.1), the 1000 h test time for a 115 °C test temperature and a 40 °C average use temperature is calculated as follows:

$$AF_{115} = 2.5^{[\,(115 - 40)\,/\,(10)]} = 965$$

The 1000 h test at 115 °C is thus equivalent to the following:

Equivalent 40 °C time = [1000 (h test) × 965 (acceleration)] / [24 × 365] (h/yr) = 110 yr

Results of similar calculations for all three cases are shown in Table A.2 as equivalent time at continuous use temperature.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

Table A.2—Equivalent time by type

Use	AF_T	Equivalent time at continuous use temperature (yr)
Liquid-Immersed	6.25	5
Deadfront	97.70	22
All others	965.00	110

Per the standard test describing accelerated aging procedure, power loss readings are taken at 2 h to 5 h and compared to final readings at 1000 h, 2000 h, or 7000 h readings. The reason for not using readings at time zero is explained as follows:

On initial energization at temperature, various compositions of metal-oxide blocks may change rapidly and differently from their long-term character. Some compositions rapidly increase and some rapidly decrease to a more stable stage and thereafter display their long-term characteristic. It is the long-term characteristic that is of use for extrapolation to service life at continuous temperature. Based on this logic, the initial phenomena are ignored.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

Annex B

(informative)

Surge arrester classification prescribed test requirements

Table B.1 summarizes, for each arrester class, the minimum design test requirements for selected key design tests.

Table B.1—Surge arrester classification prescribed test requirements

Class	Rated voltage (kV)		Lightning impulse classifying current (kA)	Switching surge classifying current (A)	Minimum high-current short-duration withstand (kA)	Minimum low-current long-duration withstand (A, μs)	Minimum line discharge capability	High-current pressure relief (kA)[a]	Low current pressure relief (A)[a]
	Duty cycle	MCOV							
Station	3–48	2.55–39	10	500	65	—	Table 11	40-65	400–800
	54–312	42–245	10	500-1000	65	—	Table 11	40-65	400–800
	396–564	318–448	15	2000	65	—	Table 11	40-65	400–800
	576–612	462–485	20	2000	65	—	Table 11	40-65	400–800
Intermediate	3–144	2.55–115	5	500	65	—	Table 11	16.1	400–800
Distribution, heavy duty[b]	3–36	2.55–29	10	—	100	250, 2000	—	—	—
Distribution, normal duty[b]	3–36	2.55–29	5	—	65	75, 2000	—	—	—
Distribution, light duty[b]	3–36	2.55–29	5	—	40	75, 2000	—	—	—

[a] Test values for arresters with porcelain tops have not been standardized.
[b] Riser pole, liquid-immersed, and deadfront are arrester types, not classifications.

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

Annex C

(informative)

Accelerated aging tests for polymer-housed arresters

C.1 Samples

If the arrester MCOV is greater than 14 kV, the 5000 h test may be performed on any prorated sample with minimum specific leakage distance and highest rated voltage recommended by the manufacturer, provided that the MCOV of the sample is not less than 14 kV. If the arrester MCOV is equal to or less than 14 kV, the 5000 h test must be performed on the complete arrester.

If the test is performed on the longest electrical section with the minimum specific leakage distance and the highest rated voltage, the 1000 h salt fog test (see 8.7) may be omitted.

The test samples shall be representative of the most critical design relevant to a certain arrester type.

NOTE—Criteria for the comparison of different types of arrester are under consideration.

C.2 Initial measurements

The following measurements shall be made on each test sample:

a) Reference voltage

b) PD

C.3 Procedure

For purposes of conforming to this standard, it is necessary to perform successfully only one of the following test series. This test consists of applying, in addition to MCOV, various stresses in a cyclic manner:

— Solar radiation simulation

— Artificial rain

— Dry heat

— Damp heat (near saturation)

— High dampness at room temperature (saturation has to be obtained)

— Salt fog at low concentration

Furthermore, temperature variations may cause some degree of mechanical stress, especially at the level of insulator interfaces, and also give rise to condensation phenomena, which are repeated several times in the course of a cycle.

For power-frequency test voltage, a test transformer shall be used. The test circuit when loaded with a resistive current of 250 mA (rms) on the high-voltage side shall experience a maximum voltage drop of 5%.

The protection level shall be set at 1 A (rms).

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

Three cycles including these stresses are given in this annex. These should be considered as examples and are not exclusive. Conditions can be interchanged or altered to create further variations.

A cycle example including all these stresses is shown in Figure C.1 and is described as follows:

— Each cycle lasts for 24 h, and a program change takes place every 2 h.

— During the time when the humidification and heating are out of operation, the arresters are submitted to room temperature (15°C to 25 °C) and relative humidity (30% to 60% RH).

— The rise from ambient temperature to 50 °C shall take less than 15 min.

— The humidification shall take less than 15 min to reach 95% RH and less than another 10 min to reach the required value of at least 98% RH.

— Saturation, which causes the insulators to drip, is obtained by a natural cooling of the test room after a sequence with 50 °C and 98% RH. The fan shall be stopped for this operation. The time to return to ambient temperature is approximately 2 h.

— The rain and salt fog are in accordance with IEC 61109.

— The solar radiation simulation is obtained with a Xenon arc lamp giving about 90 mW/cm² of housing. (The surface of the housing to be taken into account is obtained by taking the equivalent diameter as described in IEC 60815 (1986) and the length of the housing.) A filter system makes it possible to reproduce approximately the power and the solar spectrum received in a moderate climatic area at noon in June.

— A duration of 5000 h is required for the whole test.




Figure C.1—CIGRE 5000 h aging test daily cycle

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

Another example is proposed according to Figure C.2.

This cycle has the following distinctions from the cycle of Figure C.1:

— A salinity value of 40 kg/m^3 is adopted during the salt fog period. The fog shall not be directly sprayed onto the sample. The water flow is between 0.1 l/h/m^3 and 0.15 l/h/m^3.

— The weekly total time of application of each ambient stress is nearly the same, but each type of stress is concentrated in only one period per day in order to limit the interventions into the test chamber.

— The ultraviolet (UV) radiation is applied continuously during a single period of about 48 h every weekend. If MCOV of the test sample is greater than 14 kV and if electrical clearance prevents voltage from being applied during UV radiation, it is acceptable to de-energize the sample during the application of UV radiation.

— Heating is obtained by the same lamps that provide the UV radiation. The lamps are chosen and positioned to obtain the required radiation power on the surface of the surge arrester housing, without exceeding a surface temperature of 60 °C.




Figure C.2—ENEL 5000 h aging test weekly cycle

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale

A third example is proposed according to Figure C.3.

This cycle has the following distinctions from cycles of Figure C.1 and Figure C.2:

— This test is developed to reproduce weather conditions for seacoast regions using a sequence of winter and summer cycles. A year in service is considered to be represented by 10 days of summer cycle and 11 days of winter cycle.

— A duration of 5040 h is required for the whole test, 10 summer/winter cycles of 21 days each.

— A salinity value of 2.5 kg/m^3 is adopted during the salt fog period;. The fog shall not be directly sprayed onto the sample.

— The UV light used reproduces closely the spectrum of normal sunlight.




Figure C.3—HVTRC winter/summer aging test cycle

C.4 Evaluation

The test is regarded as passed if the following occur:

a) No tracking occurs.

b) Erosion does not penetrate through the entire thickness of the external coating up to the next layer of material.

c) Sheds and housing are not punctured.

d) Reference voltage has not decreased by more than 5% from initial measurements.

e) PD measurement performed before and after the test does not exceed 10 pC, as measured according to IEEE Std 454-1973 (Reaff 1979).

Copyright © 2006 IEEE. All rights reserved.

Copyright The Institute of Electrical and Electronics Engineers, Inc.
Provided by IHS under license with IEEE
No reproduction or networking permitted without license from IHS
Not for Resale